Internal Interface

## I/O communication with FPGA circuits and hardware description standard for applications in HEP and FEL electronics ver. 1.0

## Krzysztof T. Pozniak

Institute of Electronic Systems, Warsaw University of Technology, ELHEP Laboratory Nowowiejska 15/19, 00-665 Warsaw, Poland www.desy.de/~elhep, pozniak@ise.pw.edu.pl, tel.+48-22-660-79-86 fax.+48-22-825-23-00

## ABSTRACT

The work describes hardware layer of the universal, parameterized communication interface for application in the FPGA chips. The interface is called in this work as the *"Internal Interface*" or in short the "*II*". The paper shows how to automatically create the address and data space, according to the user declarations. The methods to standardize the I/O communication with FPGA chips are described. The communication uses library functions and standardized, parametric components in VHDL. Theoretical background and technical description of the *Internal Interface* are illustrated with a few easy examples of simple interfaces.

The name of *"Internal Interface*" is used by the author and the Warsaw ELHEP Research Group since 2000 for the description of then newly introduced I/O communication standard between the user and the FPGA chip. The *Internal Interface* communication standard has been applied since its first introduction in:

- Muon and Energy Trigger for Backing Calorimeter (BAC) in ZEUS experiment (AHDL version) [11],
- RPC Muon Trajectory Pattern Comparator Electronics for Compact Muon Solenoid (CMS) in CERN [15],
- TESLA Low Level RF Control electronics for TTF II and VUV FEL, as well as for X-Ray FEL studies [17-22],
- Warsaw ELHEP Laboratory on Electronics for High Energy Physics Experiments for teaching purposes and FPGA electronics development [10] in WUT,
- WARSAW CMS Laboratory, for CMS electronics development [14] in the Institute of Experimental Physics, WU,

**Keywords**: FPGA, FPGA I/O, VHDL, Altera, Xilinx, communication interface, behavioral programming, FPGA systems parameterization and standardization, FPGA based systems for HEP experiments, multi-FPGA systems.

## Contents

1	INT	RODUCTION	4
2	PAI	RAMETRIC HARDWARE BUS	6
3	DE	CLARATION OF RECORD LIST FOR INTERFACE	8
	3.1	Record type – ItemType	
	3.2	RECORD IDENTIFIER – ITEMID	
	3.3	SCALING PARAMETERS – ITEMWIDTH, ITEMNUMBER	
	3.4	RECORDS GROUPING – ITEMPARENTID	
	3.5	ACCESS RIGHTS TO RECORD – ITEMWRTYPE, ITEMRDTYPE	
	3.6	RECORD DESCRIPTION – ITEMNAME, ITEMFUN, ITEMDESCR	11
4	TH	E BASICS OF INTERFACE IMPLEMENTATION	12
	4.1	PHYSICAL PARAMETERS OF INTERFACE - II_ADDR_WIDTH, II_DATA_WIDTH	12
	4.2	SPLITTING OF ADDRESS AREA FOR PHYSICAL RECORDS	
		4.2.1 Partitioning of VII_WORD	12
		4.2.2 Partition of VII_BITS for vector VII_VECT	
		4.2.3 Partition of VII_AREA	
	4.3	PAGING OF THE ADDRESS AREA - VII_PAGE	
	4.4	INTERFACE IMPLEMENTATION TABLE	
		4.4.1 Address parameters – ItemAddrPos, ItemAddrLen	
		4.4.2 Interface vector parameters – ItemWrPos, ItemRdPos	
		4.4.3 Record of parameters initializing the interface	17
5	INT	<b>ERFACE IMPLEMENTATION</b>	18
	5.1	LIBRARY FUNCTIONS	18
	5.2	STANDARD INITIALIZATION OF INTERFACE	
	5.3	STANDARD SERVICE OF INTERFACE	19
	5.4	USER FUNCTIONS	22
6	EX	AMPLE OF INTERFACE IMPLEMENTATION	26
	6.1	PROJECT OF RECORDS FOR INTERFACE DECLARATION LIST	26
	6.2	CALCULATION OF INTERFACE IMPLEMENTATION TABLE	
	6.3	EXEMPLARY SOURCE CODE FOR INTERFACE IMPLEMENTATION	28
	6.4	FUNCTIONAL SIMULATION OF SIGNAL TIME RELATIONS IN INTERFACE	
	IMPI	LEMENTATION	30
7		PLEMENTATION OF PARAMETRIC, EXTERNAL, FUNCTIONAL	
	CO	MPONENTS	
	7.1	IMPLEMENTATION OF EXTERNAL REGISTER FOR READ BUFFERING	
	7.2	IMPLEMENTATION OF EXTERNAL PARAMETRIC COUNTER	
	7.3	IMPLEMENTATION OF PARAMETRIC EXTERNAL MEMORY	38

8	CONCLUSIONS AND CLOSING REMARKS	41
9	REFERENCES	45
10	ACKNOWLEDGMENTS	47
AP	PPENDICES	48
A	VHDL LIBRARY FILES	48
	A.I FILE "STD_LOGIC_1164VHD" A.II FILE "VCOMPONENT.VHD"	48 49
B	APPLICATIONS OF INTERNAL INTERFACE FOR HEP EXPERIMENT AND ACCELERATOR LLRF CONTROL	
С	PROGRAMMING LAYER OF INTERNAL INTERFACE	53
	C.I INTERNAL INTERFACE CONTROL SYSTEM IN C++	
	C.II INTERNAL INTERFACE CONTROL VIA C++ AND MATLAB	
	C.III INTEGRATION OF INTERNAL INTERFACE WITH DOOCS AND MATLAB C.IV INTEGRATION OF INTERNAL INTERFACE WITH XDAQ SYSTEM FOR CMS	
D	DEVELOPMENT OF INTERNAL INTERFACE	58
E	EXAMPLES OF COMMERCIAL COMMUNICATION STANDARDS	59
	E.I INTEGRATION OF LAB VIEW WITH FPGA MODULES	59
	E.II NALLATECH FUSE SOFTWARE SYSTEM	60
	E.III FUSE TOOLBOX FOR MATLAB	62
F	OWNERSHIP STATEMENT AND <i>INTERNAL INTERFACE</i> CODE IMPLEMENTATION AND APPLICATION SUPPORT	63

## 1 INTRODUCTION

Up-to-the-date FPGA circuit technology [1-5] enables effective implementation of millions of reconfigurable logical blocks (LCELLs), hundreds of fast numerical calculations blocks (DSP) [6], a number of embedded microprocessors, multi-gigabit optical transmission lines [7,8] etc. This implementation may done in distributed, multi-channel electronic systems [9,10]. Usage of tens or even thousands of FPGA chips in large measurement-control systems is turning now to an industrial standard. It is possible to realize functional modifications in such modern systems in a faster and much easier way. There is no need to do any changes in the existing hardware structure. There is neither the need to realize a new version of the network or particular devices [12]. The systems of this kind are equipped in extended communication interfaces. These interfaces support full, detailed, remote monitoring, management and diagnostics of particular networked devices [13]. This capability stems from mutual and strong inter-relations between hardware and software layers of the systems. Changes in the hardware layer have to be imaged in the communication layer at the level of hardware (mainly in the FPGA chips) and management software.

This paper presents an idea and examples of applications of a communication interface for FPGA chips called the "*Internal Interface*". This interface simplifies considerably the design process of multi-FPGA chip systems. The interface is automatically implemented in the FPGA chips and in the programming layer of computer based control system. This document is a full theoretical and technical documentation of the *II* communication standard and its implementation. Basing on this documentation the designer may use the *II* technology to build own systems.




Fig. 1. General structure of the design environment for the Internal Interface.

The *Internal Interface* communication standard (referred in short to as the *II*) was designed originally in 2000-2001 for the electronic system of the RPC Muon Trigger, in the CMS experiment at the LHC accelerator in CERN [14]. Early version of the interface was implemented in the trial PCBs for the TRIDAQ system of BAC detector at ZEUS. The idea of *II* bases on providing automating of design of the local communication interface. The process

is automatic in the hardware (VHDL) layer and in software (C++, MATLAB) layer. A parametric algorithm was implemented to build the address and data areas. This allows for usage optimization of the information exchange area. The method is independent from the communication platform (hardware – PCI, VME, VXI, Ethernet, optical gigalink, etc.).

The usage of the *II* technology is as follows. The project is described in the standardized *II* form using a strictly defined scripting language. The IID file is subject to parallel transformation into the VHDL code and the header file for C++ or MATLAB. This process was shown schematically in fig. 1. The imaging (projection) of the communication layer for hardware functional blocks, implemented in the FPGA chip, is done automatically in the hardware and software layers. This method minimizes the realization time of the project, number of possible errors. It allows for structuring and parameterization of particular functional blocks used in the project.

There are presented the basics of description method for the communication area. These methods are used in the *Internal Interface* technology. The process of building the *II* description is showed from the user point of view and from the side of automatic implementation in the FPGA chip. There are described the following components of the *II* technology:

- the structure of the main *IID* header file,
- user access library functions,
- standard implementation in VHDL language.

There are presented the following examples of the application of *II* library function for:

- single bits,
- registers,
- memory areas,
- project parameterization.

The presented stable release version of the described *Internal Interface* technology is numbered as 1.0 for the following date: 27.11.2005. The *II* interface is under continuous development and the version 2.0 ( to be released in mid 2006) will have the component communication sub-interfaces. In the trial versions it is called the *Component Internal Interface* (*CII*) technology.

## 2 PARAMETRIC HARDWARE BUS

The Internal Interface hardware communication bus is divided to three groups of signals:

- address bus lines II\_addr of the width II\_addr\_width. The address lines are numbered in the range from 0 to II\_addr\_width -1. The youngest line is addressed with the value of 0,
- data bus lines, II\_data of the width II\_data\_width. The data lines are numbered in the range from 0 to II\_data\_width -1. The youngest line is indexed by the value of 0. The bused for the input and output data are separated inside the FPGA chip II\_data\_in and II\_data\_out.
- control lines, realize the access operations and initialization:
  - **II\_resetN** the low level forces asynchronous process of the interface initialization,
  - **II\_operN** the low level means performing an operation toward the interface,
  - **II\_writeN** the low level means the write operation, while high level means the read operation,
  - **II\_strobeN** the falling edge means important address in the (address) bus inside the FPGA; the rising edge means important data in the (data) bus during the write operation.

The choice of a peripheral circuit is done by decoding of particular memory area, in many practical system solutions. In such a case, activation of the control line **II\_operN** has to be preceded by (combined with) the decoding of the address space.

Typical solutions of hardware communication buses use bidirectional data bus. Bidirectional buffers have to be used to connect the buses II\_data\_in and II\_data\_out into a common bus II\_data. The direction of data flow is determined by the control line II\_written. Buffer opening is determined by the signal II\_operN.

A general time sequence for a single bus operation in the *Internal Interface* for a peripheral FPGA chip is presented in fig. 2.




Fig 2. General time sequence of single operation in the Internal Interface.

A basic access cycle in the *II* consists of eight intermediate steps:

- 1. The *II* controller, before the access cycle begins, sets the value of local address to the address bus **II\_addr**. The control signal **II\_writeN** determines the direction of data distribution. For the read cycle, i.e. for low level of logical state of **II\_writeN**, the value of sent data is set to the data bus **II\_data\_in**. For the write cycle, i.e. for high logical state of **II\_writeN**, the content of **II\_data\_in** bus may be arbitrary, because it is ignored.
- 2. Low level of the control line II\_operN activates the access cycle for a peripheral device. Time period T<sub>1-2</sub> may be omitted. Beginning of the access cycle in time moment T<sub>2</sub> has to be preceded by earlier setting of the transmission direction in the buses buffers, in order to omit the state switching hazards. The activation of low level signal II\_operN has to be done after the address bus value is stabilized inside the receiving FPGA chip. Suggested delay time T<sub>1-2</sub> is approximately 20-25ns.
- 3. The falling edge of signal II\_strobeN is a timing clock for synchronous addressing in the SRAM memories of FPGA chips for the read (i.e. for high logical state of II\_writeN). It is requested that, during time moment T<sub>3</sub>, the state of address lines inside FPGA is stable. The suggested delay time T<sub>2-3</sub> is approximately 15-20ns.
- 4. Input of data onto the II\_data\_out bus is done during the read cycle, i.e. for high logical level of II\_writeN. For synchronous reading of the memory, the time range  $T_{3-4}$  stems form the internal speed of FPGA chip, and typically equals to 20-40ns. For asynchronous reading of static registers, the time range  $T_{2-4}$  is 15-20ns.
- 5. Rising edge of signal II\_strobeN is a timing clock for synchronous writing of data in SRAM memories or static registers in FPGA (i.e. for low logical state of II\_writeN). It is requested that, in time moment T<sub>5</sub>, status of data lines from the bus II\_data\_in inside FPGA is stable. The suggested delay time T<sub>3-5</sub> is approximately 20-30ns.
- 6. Transition of the control line II\_operN to high logical state ends (or interrupts) the access cycle. The buffers of data bus should immediately release the control in the reading cycle (i.e. for high logical state of II\_writeN). It is assumed that the controller *II* performed data reading from the bus II\_data\_out. A typical delay time T<sub>5-6</sub> equals to 20-25ns.
- Setting of the control line II\_operN to the high logical state releases control of the output data bus II\_data\_out. The delay time T<sub>6-7</sub> originates from internal speed of the FPGA chip and is typically 15-20ns.
- 8. Ending of the access cycle by the *II* controller releases the address bus **II\_addr**, the input data bus **II\_data\_in** and sets the control signal **II\_writeN** in high state. The time period T<sub>6-8</sub> may be omitted. It is suggested that, the ending of the access cycle in time moment T<sub>8</sub> is preceded by earlier switching off of the bus buffers, in order to avoid the switching hazards. Suggested delay time T<sub>6-8</sub> is 10-20ns.

The signal **II\_resetN** should be activated with the low level only during the time moment of FPGA chip initialization.

## **3 DECLARATION OF RECORD LIST FOR INTERFACE**

The *Internal Interface* is declared by the *list of records*. A single *record* of the list consists of ordered components. Parameters of a single component are divided to the following categories:

- identifying, enabling precise differentiation of the record (type, name),
- scaling, defining physical dimensions of the record,
- binding, enabling realization of grouping operations,
- access, determining the access rights to the record in write and read modes,
- description, containing information used in programming layer,

component	parameter	description, interpretation		remarks	
	VII_PAGE	record of common addressing area			
	VII_VECT	record of common bit vector			
ItemType	V <b>II_</b> BITS	record of bit description (i.e. status bit)	0	see chapt. 3.1	
	VII_WORD	record of word description (i.e. data register)			
	V <b>II_</b> AREA	record of area description (i.e. memory)			
ItemID	natural number	non repeated record identifier	0	see chapt. 3.2	
ItemWidth	natural number	data width in record [in bits]	F		
ItemNumber	natural number	number of record repetitions (indexing),	F	see chapt. 3.3	
TCEIIINUIIIDEI	natural number	(i.e. for VII_AREA number of memory cells)	Г		
		binding identifier ItemID for: VII_BITS is bound to VII_VECT,			
ItemParentID	natural number	Р	see chapt. 3.4		
		the rest are bound to VII_PAGE			
ItemWrType	VII_WNOACCESS	component has no write rights from II	F		
reenwriype	VII_WACCESS	component has write right from II	1		
	VII_RNOACCESS	component has no read rights to II		see chapt. 3.5	
ItemRdType	VII_REXTERNAL	component allows for external reading to II	F		
	VII_RINTERNAL	Component allows for internal reading to II			
ItemName	text	formal name of component	S		
	VII_FUN_UNDEF	no identified functional type of component			
ItemFun	VII_FUN_HIST	functional type of component - histogram	S	see chapt. 3.6	
	VII_FUN_RATE	functional type of component frequency		see enapt. 5.0	
ItemDescr	text	component description	S		

Tab. 1. List of parameters for a component in the Internal Interface

Table 1 gathers a list of parameters for particulars components of *Internal Interface*. The parameters must appear obligatory, even in the case when their value will be not interpreted for particular component. Thus, the real level of interpretation was marked in table 1 in the following way:

- **O** required parameter, always interpreted,
- F parameter for physical components (VII\_BIT, VII\_WORD, VII\_AREA),
- P parameter for bound components (VII\_VECT, VII\_BITS, VII\_WORD, VII\_AREA),
- S information parameter of programming (ignored during the VHDL analysis),

## 3.1 Record type – ItemType

Structure of the interface is defined by set of records in the list of declarations. The component **ItemType** determines type of a single record. It binds the record to one of two type groups:

- physical, defining real objects of the interface:
  - VII\_AREA unified address area of memory type,
  - VII\_WORD autonomous bit vector of data word register,
  - VII\_BITS set of bits requiring grouping operation VII\_VECT,
- grouping, building common areas (address, data) of respective physical component groups:
  - VII\_VECT combines to a common vector the components of type VII\_BITS,
  - VII\_PAGE combines components of type VII\_AREA, VII\_WORD, VII\_BITS (ordered previously in VII\_VECT) into a common address area (possessing a unified prefix).

Component **ItemType** precisely determines the rest of parameters of a chosen record. Detailed usage of parameters was described in par. 3.2-3.6.

## 3.2 Record identifier – ItemID

The formal identifier of a record is **ItemID** component. The value of component is arbitrary natural number.

The values of identifiers must not be repeated inside the area of list declaration.

To obtain more readable description, it is suggested that, the identifiers are separate SYMBOLIC CONSTANTS, defined by the user.

Its usage should univocally indicate the subscribed component.

## 3.3 Scaling parameters – ItemWidth, ItemNumber

The scaling parameters describe physical record VII\_BITS, VII\_WORD, VII\_AREA (see chapter 3.1) in two dimensions:

- ItemWidth determines width of the record, expressed in BITS. This parameter is equivalent to a physical number of bits in the data vector std\_logic\_vector. The most significant bit of the vector (MSB) is the bit of the oldest index,
- ItemNumber determines the number of identical, ordered components of the record. The component is chosen by the index from 0 to ItemNumber 1.

The records VII\_BITS and VII\_WORD are interpreted as indexed tables. If the component is used one time only (ItemNumber =1), the index of value 0 is used. For record VII\_AREA, the range of addressing is determined (i.e. the number of memory cells). The addressing range should not be mistaken with the number of addressing lines.

It is suggested to use **0** in the case when these parameters in the record are ignored.

## 3.4 Records grouping – ItemParentID

The grouping relies on adding to a component **ItemParentID** a physical record, which is subject to grouping (see chapter 3.1), the component value **ItemType** respective grouping recode (**VII\_PAGE** or **VII\_VECT**).

#### The grouping record has to be declared earlier.

The grouping of physical records is subject to the following rules:

- VII\_VECT groups only VII\_BITS components in a common data vector. The constructed vector is treated in a similar way as a single element one VII\_WORD.
- VII\_PAGE groups components VII\_BITS, VII\_WORD, VII\_AREA in a common address area a common prefix will be assigned.

It is suggested for the grouping records (containing components VII\_VECT and VII\_PAGE), to use as the grouping parameter their own identifiers.

## 3.5 Access rights to record – ItemWrType, ItemRdType

The access parameters to the physical record determine write right (component ItemWrType) or read right (component ItemRdType) of its data via the physical bus *II*.

The direction of data flow is determined by the signal state II\_writeN (comp. chapter 2). Low signal state II\_writeN means write cycle, i.e. data transfer from the *II* controller to the peripheral FPGA chip. High signal state II\_writeN means read cycle, i.e. transfer of data from the peripheral FPGA chip to the *II* controller.

The access laws are determined for all physical records (i.e. containing components VII\_VECT and VII\_PAGE) in a unified way. The access parameters are determined individually by these components:

- **ItemWrType** for the write cycle:
  - VII\_WNOACCESS no write right,
  - VII\_WACCESS write right,
- **ItemRdType** for the read cycle:
  - VII\_RNOACCESS no right to read,
  - VII\_REXTERNAL right to read data from external objects. It was assumed, that in this case, the write right (i.e. ItemwrType= VII\_WACCESS) concerns also data from the external objects.

• VII\_RINTERNAL - right to read data registered internally, on condition that there is assigned the write right (i.e. ItemWrType= VII\_WACCESS). This kind of registering makes accessible only current data for external objects.

Periphery module *II* is only a data retransmitter for external object. It makes the data accessible, on condition the object is addressed on the bus **II\_addr**. The data registration process and data accessibility is done by external object.

It is suggested that the parameters VII\_WNOACCESS and VII\_RNOACCESS are assigned to the grouping records VII\_PAGE and VII\_VECT, for which these parameters are ignored.

## 3.6 Record description – ItemName, ItemFun, ItemDescr

The components of record description (**ItemName**, **ItemFun**, **ItemDescr**) are for information purposes. They are designed for the layer of monitoring software (like C++ or MATLAB) in order to facilitate accessibility and service of particular *II* records.

Description components are ignored at the level of VHDL processing.

The record description components fulfill the following functions:

- **ItemName** contains a TEXT displayed as a name of the component,
- **ItemFun** represents a list of *functional types* of external object:
  - VII\_FUN\_UNDEF no functional type defined,
  - VII\_FUN\_HIST concerns only VII\_AREA record. It is assumed that the record represents value distribution included in successive words, from 0 to ItemNumber-1, and the counter has the width of the word, or in the range from 0 to 2<sup>ItemWidth</sup> -1,
  - VII\_FUN\_RATE concerns only the record VII\_AREA. It is assumed that the record contains the result of frequency counting of ItemNumber signals, and the counter has the width of a word, or the range from 0 to 2<sup>ItemWidth</sup>-1,
- **ItemDescr** contains TEXT displayed as description of the component.

## 4 THE BASICS OF INTERFACE IMPLEMENTATION

Building of physical implementation of the *Internal Interface* in FPGA chip is done automatically in the VHDL language, basing on the *declaration of interface record list* (see chapter 3). This chapter presents basics of *II* building concerning: grouping, fitting to the physical parameters of the communication bus, filling the address area, splitting of data vectors, etc. The final effect of the building process is physical implementation of the interface, i.e. mapping of the addresses, including the grouping requirements, splitting data to parts, when the width is to big for the interface communication bus, etc. An *interface implementation* table is created as a result of the process. The table contains all necessary data on the implementation.

## 4.1 Physical parameters of interface - II\_addr\_width, II\_data\_width

The physical area of *II* is defined by two basic parameters (see chapter 2):

- **II\_addr\_width** the address area is expressed in the number of address lines. It was assumed that the address lines are indexed from 0 to **II\_addr\_width**-1, or the whole address area covers 2<sup>II\_addr\_width</sup> address positions calculated from 0 to 2<sup>II\_addr\_width</sup> -1,
- **II\_data\_width** the width of data vector is expressed in bits. It was assumed that the data lines are indexed from 0 to 0 to **II\_data\_width**-1, or the value of sent data are included in the range from 0 to  $2^{II_{data_width}}-1$ .

## 4.2 Splitting of address area for physical records

The address area for physical records is determined by component type (VII\_AREA, VII\_WORD, VII\_BITS - see. chapter. 3.1) and by scaling parameters (see chapter 3.3). This chapter presents the rules of assigning of address area for particular physical components.

## 4.2.1 Partitioning of VII\_WORD

The parameters defining VII\_WORD determine word length (ItemWidth) and number of components (ItemNumber). Determination of their physical positioning in the *II* space is realized in two steps:

- 1. The number of address positions is determined which are necessary to split the word to partitions, which are not bigger than the width of data bus (II\_data\_width). Successive word partitions are positioned from the most significant for increasing addresses. The last partition of the word may be not full. There is no requirement that the parameter Itemwidth is a multiplication of II\_data\_width.
- 2. The above structural partitioning of a single word is repeated **ItemNumber** times. The words are positioned in the address area one after the other, according to the increasing indexes.
- Example: Distribution of three 18-bit words, designed as W0, W1, W2 (ItemWidth=18, ItemNumber=3) in *II* area of 8-bit data width (II\_data\_width=8). For simplification, it was assumed that the addressing is initialized from the position 0.

address	<b>D</b> <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	D <sub>2</sub>	<b>D</b> <sub>1</sub>	D <sub>0</sub>	remarks
0	W0-7	W0-6	W0-5	W0-4	W0-3	W0-2	W0-1	W0-0	word for
1	W0-15	W0-14	W0-13	W0-12	W0-11	W0-10	W0-9	W0-8	index 0
2							W0-17	W0-16	macx 0
3	W1-7	W1-6	W1-5	W1-4	W1-3	W1-2	W1-1	W1-0	word for
4	W1-15	W1-14	W1-13	W1-12	W1-11	W1-10	W1-9	W1-8	index 1
5							W1-17	W1-16	mucx 1
6	W2-7	W2-6	W2-5	W2-4	W2-3	W2-2	W2-1	W2-0	word for
7	W2-15	W2-14	W2-13	W2-12	W2-11	W2-10	W2-9	W2-8	word for index 2
8							W2-17	W2-16	muex 2

designations: gray fields mean non used data bits.

**comment**: partitioning of a 18-bit indexed word to 8-bit partitions requires reservation of three successive address positions in the *II* area.

#### 4.2.2 Partition of VII\_BITS for vector VII\_VECT

The parameters defining VII\_BITS determine number of bits (ItemWidth) and components (ItemNumber). The record of type VII\_BITS is treated as a unity, of the total dimension ItemWidth\*ItemNumber in bits. It is assumed that the indexed positions are stored successively in the direction of more significant bits. Determination of physical positioning of records VII\_BITS, combined with a single group VII\_VECT (comp. chapter. 3.4), is realized in two steps:

- 1. Calculation of a common bit vector basing on the group VII\_VECT. The records VII\_BITS are positioned in a common vector, in the same succession as their grouping (i.e. according to the succession in the record declaration list), successively from the least significant bits,
- 2. Partitioning of the common vector stems from the real width of the data bus (II\_data\_width). The successive records VII\_BITS are placed one after another and partitioned to the next address word, when the data bus dimension is crossed over (II\_data\_width).

# Crossing the data bus width II\_data\_width by a single record VII\_BIT is a critical error and the *II* implementation is not realized.

Example:	Positioning	in 1	the	Π	area	of	the	8-bit	data	bus	s (II_data_width=8), for	
	addressing i	nitia	ted f	ror	n pos	sitio	on 0:					

- a table of three bit positions of 2-bit width designated as A0, A1 and A2 (ItemWidth=2, ItemNumber=3),
- a single bit designated as B (ItemWidth=1, ItemNumber=1),
- a table of two positions of 4-bit width designated as C0 and C1 (ItemWidth=4, ItemNumber=2).

address	D <sub>7</sub>	D <sub>6</sub>	D5	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	<b>D</b> <sub>1</sub>	$D_0$	remarks
0		В	A2-1	A2-0	A1-1	A1-0	A0-1	A0-0	bits A and B
1	C1-3	C1-2	C1-1	C1-0	C0-3	C0-2	C0-1	C0-0	bit C
1	•	C 11		11.4	0.1.				

designation: gray fields mean unused bits of data.

**comment**: bit records A and B were placed in a single word. Partitioning to the next word had to be done in the record C.

## 4.2.3 Partition of VII\_AREA

Parameters defining VII\_AREA determine number of cell bits (ItemWidth) and number of cells (ItemNumber). Record of type VII\_AREA is dedicated for implementation of internal SRAM memory blocks in the FPGA. Determination of the physical positioning in the *II* area is done in two steps:

- 1. The number of partitions is determined for the data word width of a cell (ItemWidth) to partitions not bigger than the data bus width (II\_data\_width). Each of calculated partitions of the word is treated nondependently as a memory sub-area, of the number of cells expressed by ItemNumber.
- 2. Memory sub-areas are positioned in the *II* area starting with the least significant toward the most significant partition of data word. Calculation of the base addresses of memory sub-areas fulfills the following criteria:
  - Internal addressing of each memory sub-area is done through the least significant lines of the *II* address bus. The address area is from 0 to **ItemNumber-1**,
  - Address lines above the area ItemNumber-1 are indexing the successive memory subareas,
  - Prefix of the record VII\_AREA indicates of data cell of 0 index for the least significant memory sub-area,
  - Total addressing area of a single record VII\_AREA reserves the address lines required for internal addressing and indexing of memory sub-areas.
- Example: Positioning of three memory cells of the word width 20-bits (ItemWidth=20, ItemNumber=3) in the area of *II* of 8-bit data bus (II\_data\_width=8). It was assumed, that the addressing was initiated from the position 7.

Address	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	remarks
7-15									reservation
16	A0-7	A0-6	A0-5	A0-4	A0-3	A0-2	A0-1	A0-0	address
17	A1-7	A1-6	A1-5	A1-4	A1-3	A1-2	A1-1	A1-0	memory
18	A2-7	A2-6	A2-5	A2-4	A2-3	A2-2	A2-1	A2-0	sub-area A
19									sub-area A
20	B0-7	B0-6	B0-5	B0-4	B0-3	B0-2	B0-1	B0-0	address
21	B1-7	B1-6	B1-5	B1-4	B1-3	B1-2	B1-1	B1-0	
22	B2-7	B2-6	B2-5	B2-4	B2-3	B2-2	B2-1	B2-0	memory sub-area B
23	-								sub-area D
24					C0-3	C0-2	C0-1	C0-0	address
25					C1-3	C1-2	C1-1	C1-0	
26					C2-3	C2-2	C2-1	C2-0	memory sub-area C
27									Sub-area C
28-31									not used

designations: gray fields mean non-used data bits.

**Comment 1**: Partitioning of 20-bit memory word into 8-bit parts requires reservation of two address blocks in the *II* area. Separated memory sub-areas were designated as A, B and C.

- **comment 2**: three memory cells (**ItemNumber=3**) require reservation of two the youngest (least significant) address lines A<sub>0</sub> and A<sub>1</sub>, thus, the last addressing position of each memory sub-area is remains not used.
- **Comment 3**: Choice of a single from three memory sub-areas is done through address lines A<sub>2</sub> and A<sub>3</sub>, thus, the last addressing position of memory sub-area is reserved, but is not unused.
- **Comment 4**: memory prefix was set to 16, because there were reserved addresses up to 7 and it has to indicate to the youngest cell for the youngest memory subarea (i.e. addresses  $A_{3-0}=0$ ). The address position 7 remains unused.

## 4.3 Paging of the address area - VII\_PAGE

Paging of the address area is done through the record binding VII\_AREA, VII\_WORD and VII\_VECT via parameter ItemParentID with respective records of type VII\_PAGE (comp. chapter 3.4). Determination of a physical situation of the pages in the *II* area is realized in two steps:

- 1. Finding of the biggest address area used by a single page, in order to reserve the required number of the youngest bits in the *II* bus. Determination of the addressing range for each page is referenced to the 0 address.
- 2. Assigning the pages, in the succession of their declarations in the record list, numbered indexes from value 0. Assigning of an index for a page is realized by address lines above the area of page addressing.

**Example**: Distribution in the *II* area for 8-bit address bus (**II\_addr\_width**=8):

- Page P1 possessing 5 address positions,
- Page P2 occupying 12 address positions,
- Page P3 possessing 9 address positions.

Page		Page in	dexing		Ad	dressing	remarks			
index	$A_7$	A <sub>6</sub>	$A_5$	A <sub>4</sub>	$A_3 \qquad A_2 \qquad A_1 \qquad A_0$				Temarks	
0	0	0	0	0	address	es range	Page P1			
1	0	0	0	1	address	es range		Page P2		
2	0	0	1	0	address	es range	e 0 - 8		page P3	

**Comment 1**: The biggest address area occupies 12 positions, what requires reservation of 4 the youngest address bits  $A_{0-3}$ .

**Comment 2**: The rest of the addressing lines were used to index the pages A<sub>4-7</sub>.

## 4.4 Interface implementation table

The required structure of *Internal Interface* is declared via the list of records (comp. chapter 3). The real image of *II* implementation in FPGA is calculated from the interface implementation table on the basis of the physical parameters of the *II* bus (comp. chapter 4.1).

Change of the *II* physical bus (i.e. parameters **II\_addr\_width** and **II\_data\_width**) does not require redefinition of the user list record. The physical image of interface is built automatically for new parameters of the bus.

component *description*, *interpretation* description parameter Parameter record for interface initialization VII\_PAGE in this chapter VII\_BITS Bit description record ItemType see chapter 3.1 VII\_WORD Bit description record VII\_AREA Area description record ItemID natural number Non-repeatable record identifier see chapter 3.2 ItemParentID natural number Parameter value is not valid omitted ItemWidth natural number Record data width [in bits] see chapter 3.3 ItemNumber natural number Number of record repetitions (indexing), VII WNOACCESS component has no write right from II ItemWrType see chapter 3.5 VII\_WACCESS Component has write right from II **ItemWrPos** Basic position in interface vector for writing natural number in this chapter VII RNOACCESS Component has no read right to II ItemRdType VII\_REXTERNAL see chapter 3.5 Component allows for external read to II VII\_RINTERNAL Component allows for internal read to II ItemRdPos Basic position in interface vector for reading natural number ItemAddrPos natural number Basic position of record address in this chapter Number of address positions of a component in record natural number ItemAddrLen types II\_AREA and VII\_WORD, position of the youngest bit for record type VII\_BITS

Single record of the interface implementation table are ordered components, gathered in table 2:

Tab. 2. List of parameters of component of Internal Interface

The components, with the meaning not changed are only rewritten from the *interface record* list to the *interface implementation* table. Table 2 presents references to respective chapters. The implementation process of *Internal Interface* requires:

- Calculation of addresses values and positioning data for particular physical records,
- Building of interface communication vector for particular physical records,
- Calculation of record parameters for initialization of physical interface implementation.

## 4.4.1 Address parameters – ItemAddrPos, ItemAddrLen

Addressing parameters (ItemAddrPos, ItemAddrLen) for particular physical records (VII\_AREA, VII\_WORD and VII\_BITS) are determined in agreement with the rules of record partitioning (see chapter 4.2) and paging (see chapter 4.3). Partitioning of the address area is performed basing on real parameters of the communication bus (II\_addr\_width and II\_data\_width). Particular addressing components contain:

- ItemAddrPos indicates base address of physical record, i.e. the zero indexed component of this record (see chapter 3.3).
- ItemLenPos for record type VII\_WORD, indicates the number of addresses of a single indexed component (comp. chapter 4.2.1),
  - for record type VII\_AREA, indicates the number of memory sub-areas (comp. chapter 4.2.3),
  - for record type VII\_BITS, indicates the position of the youngest bit of record (comp. chapter 4.2.2).

#### 4.4.2 Interface vector parameters – ItemWrPos, ItemRdPos

The interface vector parameters (ItemWrPos, ItemRdPos) made accessible for particular physical records (VII\_AREA, VII\_WORD and VII\_BITS) separated communication buses tailored to their dimensions and type. Application of the communication vector plays a role of *logical converter* between physical parameters of the communication bus (II\_addr\_width and II\_data\_width), and particular physical records defined by parameters ItemWidth and ItemNumber.

The process of building of the physical interface requires calculation of the structure of a common communication vector. For the successive physical records (VII\_AREA, VII\_WORD and VII\_BITS) positioned on the list, there are reserved vector partitions according to their types (see chapter 3.1) and the access rights (see chapter 3.5) respectively for the components type ItemWrPos and ItemRdPos:

- ItemWrPos for record type VII\_WORD or VII\_BITS there is reserved a bit range ItemWidth\*ItemNumber,
  - for record type VII\_AREA there is reserved a bit range Itemwidth,
- ItemRdPos for record type VII\_WORD or VII\_BITS during the read mode from the external block (ItemRdPos=VII\_RINTERNAL) there is reserved a bit range ItemWidth\*ItemNumber. For the mode of internal reading (ItemRdPos=VII\_RINTERNAL) the vector is the same as the write vector,

- for record type VII\_AREA there is reserved a bit range ItemWidth,

**ItemWrPos** and **ItemRdPos** indicate the youngest bits of the reserved vectors. When there is no reservation of a given vector, the value -1 is inserted to the component.

## 4.4.3 Record of parameters initializing the interface

The record of initializing parameters for the interface is located on the last position in the *interface initialization table* and is of type VII\_PAGE. The next components of record are gathered in table 2 and contain important parameters:

- Itemwidth data bus width (parameter II\_data\_width),
- ItemNumber address bus width (parameter II\_addr\_width),
- ItemAddrPos total length of interface vector (comp. chapter 4.4.2),
- ItemAddrLen- the highest physical address used in interface (comp. chapter 4.4.1).

## 5 INTERFACE IMPLEMENTATION

Implementation of the *Internal Interface* bases on placing in the code standardized service blocks (like building, initialization, control of communication bus, etc.) and usage of library functions and procedures enabling the user a cooperation with the interface.

Further part of the chapter assumes, that the dimension of address bus is determined by the parameter II\_addr\_width, and the data bus is determined by II\_data\_width.

The abbreviations and types of the variables used in declarations and functions are gathered and explained in appendix A.I.

## 5.1 Library functions

• Library functions of interface: (all declarations are gathered in appendix A.II.6):

VIINameConv ( \_NAME\_ :TS) return TS

where:

• \_NAME\_ is a description name of record (see chapt. 3.6)

Function returns type TS of the length VII\_ITEM\_NAME\_LEN (see appendix A.II.3).

VIIDescrConv ( \_DESCR\_ :TS) return TS

where:

• \_ DESCR \_ is description of component (see chapt. 3.6)

Function returns type TS of the length  $VII\_ITEM\_DESCR\_LEN$  (see appendix A.II.3).

• requested library functions: (all declarations are gathered in app. A.I.4):

pow2 (\_VAL\_ :TN) return TN

where:

• \_VAL\_ is a value of natural number type, Function returns the result of: 2<sup>-VAL\_</sup> as natural value. **Caution:** This function has to be used instead of power operator ^.

TVLcreate (\_VAL\_ :TN) return TVL

where:

• \_VAL\_ is a value of natural type.

Function returns a minimal number of bits necessary to write the value of \_VAL\_. **Caution:** The result of function has to be interpreted as a length of vector TSLV

#### SLVMax (\_VAL\_ :TN) return TN

where:

• \_VAL\_ is a value of natural type

Function returns maximal natural value which can be obtained from vector of the length \_VAL\_ bits.

**Caution:** Formally, the function returns the result of expression:  $2^{-VAL} - 1$ .

## 5.2 Standard initialization of interface

Standard initialization of the Internal Interface requires performing of the following steps:

- Processing of *record declaration list* (comp. chapt. 3) to the physical implementation with the function **TVIICreate** to obtain the form of *interface implementation table* (comp. chapt.4.4). The table contains all necessary implementation data for the interface.
- Building, with the aid of function TVII, of three intermediate vectors IIVecInt, IIVecAll and IIVecEna type TSLV enabling communication with the *II*:

#### example:

constant **IIPar** :TVII := TVIICreate(VIIItemDeclList, II\_addr\_width, II\_data\_width); signal **IIVecInt**, **IIVecAII**, **IIVecEna** :TSLV(VII(IIPar)'high downto VEC\_INDEX\_MIN);

Caution: - VIIItemDeclList is a name of a declaration list (comp. chapt. 3),

- Constant IIPar is an *interface implementation table* (comp.chapt.4.4).

The intermediate vectors are designed to forward the following information:

- **IIVecInt**: stores internal states of *II* registers (see chapt. 3.5),
- **IIVecAII**: contains all states of *II* signals,
- **IIVecEna**: value '1' denotes that particular signal is made accessible by the *II* respectively in the write or read mode.

**Caution:** information of writing to the internal register of the *II* is not accessible.

• Library functions: (all declarations are gathered in append. A.II.7):

TVIICreate ( \_LISTA\_ :TVIIItemDeclList; \_ADDR\_WIDTH\_, \_DATA\_WIDTH\_ :TVL) return TVII

where:

- \_LISTA\_ is created list of *II* components declarations,
- \_ADDR\_WIDTH\_ determines number of bits for interface address bus,
- \_DATA\_WIDTH\_ determines number of bits for interface data bus,

Function returns physical implementation of interface as table type TVII (comp. chapt.4.4).

#### VII ( \_IIPAR\_ :TVII) return TSLV

where:

• \_IIPAR\_ is a list of physical implementation of interface,

Function returns an empty intermediate vector type TSLV of dimension originating from current implementation.

## 5.3 Standard service of interface

Standard service of Internal Interface requires the following actions:

- Service process of internal registers stored in vector IIVecInt,
- Current actualization of vector **IIVecAll** originating from current state of data distribution via the *II* bus from internal blocks and data stored in vector **IIVecInt**,
- Current actualization of vector **IIVecEna** originating from current state of data distribution via the *II* bus,
- Calculation of output data from the *II* via the bus **II\_data\_out**.

example:

```
process ( II_resetN, II_strobeN )
begin
      if ( II_resetN = '0' ) then
            IIVecInt <= IIReset ( IIVecInt, IIPar );</pre>
      elsif ( II_strobeN'event and II_strobeN = '1' ) then
            if ( II_operN = '0' and II_writeN = '0' ) then
                  IIVecInt <= IISave( IIVecInt, IIPar, II_addr, II_data_in );</pre>
            end if:
      end if;
end process;
IIVecEna <= IIEnable( IIPar, II_operN, II_writeN, II_addr );</pre>
IIVecAll <= IIWrite( IIVecInt, IIPar, II_addr, II_data in )</pre>
            or IIConnPutWordData(IIVecInt, IIPar, ....)
            or IIConnPutWordtab( IIVecInt, IIPar, .... )
            or IIConnPutBitsData(IIVecInt, IIPar, ....)
            or IIConnPutBitsTab( IIVecInt, IIPar, .... )
            or IIConnPutAreaData(IIVecInt, IIPar, ....)
            or IIConnPutAreaMData(IIVecInt, IIPar, ....)
            or .....;
```

II\_data\_out <= IIRead( IIVecAll, IIPar, II\_addr );</pre>

Vector **IIVecAll** is calculated in common by standard service operations of the interface and by the user. The user, via successive OR operations connects all data from external objects (declared as **VII\_REXTERNAL**).

**Caution:** Connection to vector **IIVecAll** of data from external objects is done ONLY with the aid of library functions respectively to the type of object.

• Library functions of interface service: (declarations were included in append. A.II.8):

IIReset ( \_VEC\_ : TSLV; \_IIPAR\_ :TVII) return TSLV

where:

- \_VEC\_ represents interface IIVecInt (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt 5.2),

Function returns vector \_VEC\_ with zeroed internal registers.

IISave ( \_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ADDR\_, \_DATA\_IN\_ :TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ADDR\_ is interface address bus,
- \_DATA\_IN\_ is interface input data bus.

Function returns actualization of the internal registers vector \_VEC\_.

#### IIEnable ( \_IIPAR\_ :TVII; \_ENABLE\_, \_WRITE\_ :TSL; \_ADDR \_ :TSLV) return TSLV

where:

- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ENABLE\_ low level enable signal (see chapt. 2),
- \_WRITE\_ is interface data direction signal (see chapt. 2),
- \_ADDR\_ is interface address bus.

Function returns access vector (accessing is denoted by '1').

#### IIWrite (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ADDR\_, \_DATA\_IN :TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ADDR\_ is interface address bus,
- \_DATA\_IN\_ is interface input data bus.

Function returns vector \_VEC\_ supplemented with information from interface bus.

#### IIRead (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ADDR\_ :TSLV) return TSLV

where:

- \_VEC\_ represents interface vector IIVecInt (see chapt. 5.2),
- \_IIPAR\_ is interface implementation table (see chapt. 5.2),
- \_ADDR\_ is interface address bus.

Function returns interface output data or the high state.

• Library functions of object service: (declarations are presented in app. A.II.9- A.II.11):

IIConnPutWordData (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_POS\_:TVI; \_VAL\_:TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is interface implementation table (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_ WORD (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),
- \_VAL\_ transferred value of object component.

Function returns vector \_VEC\_ filled with the value of object component \_VAL\_.

IIConnPutWordTab (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ITEM\_ID\_ :TN; \_VAL\_ :TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is interface implementation table (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_ WORD (see chapt. 3.2),
- \_VAL\_ transferred value of the whole object component in a form of vector.

Function returns vector \_VEC\_ filled with the value of the whole object component \_VAL\_.

IIConnPutBitsData (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_POS\_:TVI; \_VAL\_:TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_BITS (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),
- \_VAL\_ transferred value of object component.

Function returns vector \_VEC\_ filled with the value of object component \_VAL\_.

#### IIConnPutBitsTab (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_VAL\_:TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_BITS (see chapt. 3.2),
- \_VAL\_ transferred value of the whole object component in a form of vector.

Function returns vector \_VEC\_ filled with the value of the whole object \_VAL\_.

IIConnPutAreaData (_VEC_	: TSLV; _IIPAR_	_ : <b>TVII</b> ; _ITI	EM_ID_ :TI	N; _VAL_ :TSLV)
return <b>T</b>	SLV			

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_BITS (see chapt. 3.2),
- \_VAL\_ transferred value of the memory cell in a form of vector.

Function returns vector \_VEC\_ filled with the value of the whole object \_VAL\_.

#### IIConnPutAreaMData (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_VAL\_:TSLV) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is interface implementation table (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_AREA (see chapt. 3.2),
- \_VAL\_ transferred value of the memory cell in a form of vector.

Function returns vector \_VEC\_ filled with the content of object \_VAL\_ in the dimension not smaller than the width of data bus (II\_data\_width).

## 5.4 User functions

User functions, for each type of physical object, enable the following operations (the character string Xxxx means respectively Word, Bits, Area):

- IIConnGetXxxxData accessing of current data of component.
  - **Caution:** Does not concern type VII\_AREA because this object is directly connected to the data and address bus in the range originating from the dimension of the component (see chapt. 4.2.3).
  - **Caution:** The data of record internally registered may be accessed directly. The data of external object are important only during the moment of its writing by the *II* bus. They require confirmation of validity by the use of function IIConnGetXxxxWriteEna.
- **IIConnGetXxxxEnable** taking of information of accessibility (for write or read)
  - **Caution:** Data of the record registered internally made accessible the information of the validity of data only for the read operation.
- IIConnGetXxxxWriteEna taking of information of accessibility during write. Caution: The data of registered record does not provide this information.
- IIConnGetXxxxReadEna taking of information of availability during write.
- IIConnGetXxxxSave taking of information of conditional write cycle status II\_strobeN

• Library functions of data taking: (declarations included in appendix A.II.9- A.II.11):

#### IIConnGetWordData (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_POS\_:TVI) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_WORD (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),

Function returns actual value of object component.

#### IIConnGetWordData (\_DVEC\_, \_EVEC\_ : TSLV; \_IIPAR\_ :TVII; \_ITEM\_ID\_ :TN; \_POS\_ :TVI; \_DATA\_ : TSLV) return TSLV

where:

- \_DVEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_EVEC\_ represents interface vector **IIVecEna** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_WORD (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),
- \_DATA\_ actual data of external object component,

Function returns modified actual value of external object component.

#### IIConnGetBitsData (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_POS\_:TVI) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_BITS (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),

Function returns actual value of object component.

• Library functions of access: (declarations included in appendix A.II.9- A.II.11):

#### IIConnGetWordEnable (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ITEM\_ID\_ :TN; \_POS\_ :TVI; \_WRITE\_ :TSL) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_WORD (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),
- \_WRITE\_ is interface data direction signal (see chapt. 2),

Function returns actual state of data accessibility to object component for both types of operations (write and read). When a chosen bit of object is accessible, then in the returned vector this bit has value '1'.

**Caution:** Assumption of the above solution, stems from the partitioning possibility of record type VII\_WORD to parts (comp. chapter 4.2.1). Then, only the chosen part of record will possess the bits set to '1', and the rest of bits will remain set to '0'.

## IIConnGetBitsEnable (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ITEM\_ID\_ :TN; \_WRITE\_ :TSL) return TSL

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_BITS (see chapt. 3.2),
- \_WRITE\_ is interface data direction signal (see chapt. 2),

Function returns actual accessibility status of the component: '1' – component is accessible.

**Caution:** Assumed solution stems from that the component type VII\_BITS must not be divided to partitions (comp. chapter 4.2.2). Access concerns all positions of the object.

IIConnGetAreaEnable (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ITEM\_ID\_ :TN; \_WRITE\_ :TSL) return TSL

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_AREA (see chapt. 3.2),
- \_WRITE\_ is interface data direction signal (see chapt. 2),

Function returns actual accessibility status: '1' – component is accessible.

**Caution:** Assumed solution stems from that the component type AREA is treated as a unity not to be divided (comp. chapter 4.2.3).

#### IIConnGetWordWriteEna

IIConnGetWordReadEna (\_VEC\_ : TSLV; \_IIPAR\_ :TVII; \_ITEM\_ID\_ :TN; \_POS\_ :TVI) return TSLV

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapt. 5.2),
- \_IIPAR\_ is interface implementation table (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_WORD (see chapt. 3.2),
- \_WRITE\_ is interface data direction signal (see chapt. 2),

Function acts identically as IIConnGetWordEnable, respectively for write operation (IIConnGetWordWriteEna) or read (IIConnGetWordReadEna).

#### IIConnGetBitsWriteEna

IIConnGetBitsReadEna (\_VEC\_: TSLV; \_IIPAR\_: TVII; \_ITEM\_ID\_: TN) return TSL

where:

- \_VEC\_ represents interface vector IIVecEna (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_AREA (see chapt. 3.2),

Function acts identically as IIConnGetBitsEnable respectively for write operation (IIConnGetBitsWriteEna) or read (IIConnGetBitsReadEna).

#### IIConnGetAreaWriteEna

#### IIConnGetAreaReadEna (\_VEC\_: TSLV; \_IIPAR\_: TVII; \_ITEM\_ID\_: TN) return TSL

where:

- \_VEC\_ represents interface vector **IIVecEna** (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_AREA (see chapt. 3.2),

Function acts identically as IIConnGetAreaEnable respectively for writing operation (IIConnGetAreaWriteEna) or reading (IIConnGetAreaReadEna).

IIConnGetWordSave (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_POS\_:TVI; \_SAVE\_:TSL) return TSLV

where:

- \_VEC\_ represents interface vector IIVecEna (see chapt. 5.2),
- \_IIPAR\_ is *interface implementation table* (see chapt. 5.2),
- \_ITEM\_ID\_ is identifier of object type VII\_AREA (see chapt. 3.2),
- \_POS\_ index of object components (see chapt. 3.3),
- \_SAVE\_ is signal II\_strobeN (see chapter 2),

Function returns '1' for active state of the signal (i.e. low state) \_SAVE\_ for these bits of object data vector, which are actually accessible for writing (comp. acting of function IIConnGetWordWriteEna). The rest of bits are set continuously for '0'.

IIConnGetBitsEnable (_VEC_ :	: TSLV; _IIPAR_	_ : <b>TVII</b> ; _l <sup>-</sup>	TEM_ID_	_: <b>TN</b> ;_	_SAVE_	:TSL)
return TS	SL					

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapter 5.2),
- \_IIPAR\_ is interface implementation table (see chapter 5.2),
- \_ITEM\_ID\_ is object identifier of type VII\_BITS (see chapter 3.2),
- \_SAVE\_ original II\_strobeN signal (see chapter 2),

Function returns '1' for active (low) state of signal \_SAVE\_ under the condition that the component was made accessible for writing (compare result of function IIConnGetBitsWriteEna).

IIConnGetAreaEnable (\_VEC\_: TSLV; \_IIPAR\_:TVII; \_ITEM\_ID\_:TN; \_SAVE\_:TSL) return TSL

where:

- \_VEC\_ represents interface vector **IIVecInt** (see chapter 5.2),
- \_IIPAR\_ is interface implementation table (see chapter 5.2),
- \_ITEM\_ID\_ is object identifier of type VII\_BITS (see chapter 3.2),
- \_SAVE\_ original II\_strobeN signal (see chapter 2),

Function returns '1' for active (low) state of signal \_SAVE\_ under the condition that the component was made accessible for writing (compare result of function IIConnGetAreaWriteEna).

## 6 EXAMPLE OF INTERFACE IMPLEMENTATION

An example of *Internal Interface* implementation was presented in this chapter. This example is considered from the point of view of several basic aspects:

- Definition of declaration list of records for the tested interface (see chapter 3)
- Area structure analysis of the *II*. The area structure is positioned in implementation table (see chapter 4)
- Suggested structure of VHDL file and basics of usage of library functions (see chapter 5)
- Discussion of results of functional simulation

To keep the implementation readable, the example was confined to a few components.

## 6.1 Project of records for interface declaration list

The test project assumes the following working parameters:

- Interface parameters: II\_ADDR\_WIDTH=4, II\_DATA\_WIDTH=4,
- User bus parameters: TEST\_WIDTH=8.

Table 3 gathers record declarations for test interface (see tab. 1). There were presented shortly access rights. The description parameters were omitted (comp. chapter 3.6). Description parameters are not important for VHDL processing.

Page	Vector	Type_Item	Width	Number	Access	Comment
		WORD CHK	II_DATA WIDTH	1	Ext. RO	Control sum
				1		readout
		WORD STAT	II_DATA WIDTH	1	Ext. RO	Constant value
		WORD_STAT		T	LXL. KU	readout
		WORD_INT	II_DATA_WIDTH	2	Int. RW	2 internal registers
PAGE_REG		WORD_EXT	TEST_WIDTH	1	Ext. RW	External register
	VECT_INT	BITS_INT1	2	1	Int. RW	2 internal bits
	VECT_INT	BITS_INT2	1	1	Int. RW	1 internal bit
	VECT_EXT	BITS_EXT1	1	1	Ext. WO	1 external bit
	VECT_EXT	BITS_EXT2	2	1	Ext. RW	2 external bits
PAGE_AREA		AREA_EXT	TEST_WIDTH	3	Ext. RW	3 cell memory

Tab. 3. Declaration set of records for test interface

designations: - gray fields mean invalid parameters,

- Ext. - external register, Int. - internal register,

- RO- reading only WO writing only, RW full access.
- **comment 1**: Records of type VII\_WORD and VII\_BITS are positioned in page PAGE\_REG, record of type VII\_AREA are positioned in page PAGE\_AREA.
- **comment 2**: Records of type VII\_WORD were declared with parameterized width parameters (Itemwidth), while records of type VII\_BITS have only constant dimensional parameters.
- **comment 3**: Record of type VII\_WORD of identifier WORD\_EXT and record of type VII\_AREA of identifier AREA\_EXT have the word width bigger than the data bus and, thus, require partitioning.

## 6.2 Calculation of interface implementation table

Calculation of the implementation table determines:

- Required address area of interface together with its positioning inside particular records and positioning of records inside the data bus,
- Value and total length of the communication vector, i.e. positioning in its area the communication buses for particular records.

Table 4 gathers calculated parameters of implementation table for test interface. Repeated parameters from interface record declaration were omitted (see. tab. 2).

Type_Item	Width	Number	Access	ItemWrPos	ItemRdPos	ItemAddrPos	ItemAddrLen
WORD_CHK	4	1	Ext. RO	-1	0	0	1
WORD_STAT	4	1	Ext. RO	-1	4	1	1
WORD_INT	4	2	Int. RW	8	8	2	1
WORD_EXT	8	1	Ext. RW	16	24	4	2
BITS_INT1	2	1	Int. RW	32	32	6	0
BITS_INT2	1	1	Int. RW	34	34	6	2
BITS_EXT1	1	1	Ext. WO	35	-1	7	0
BITS_EXT2	2	1	Ext. RW	36	38	7	1
AREA_EXT	8	3	Ext. RW	40	44	8	2
Interface	4	4	-	-1	-1	48	15

Tab. 4. Collection of record declarations for test interface.

designation: - gray fields denote initializing record of the interface (see. chapt. 4.4.3),

- Ext. – external register, Int. – internal register,

- RO- read only, WO – write only, RW – full access.

Table. 5 presents physical distribution of components in address area and data in the *Internal Interface* communication bus.

ll_Addr		II_D	compon	ent		
(A3-A0)	D3	D2	D1	D0	identifier	index
0	bit 3	bit 2	bit 1	bit 0	WORD_CHK	0
1	bit 3	bit 2	bit 1	bit 0	WORD_STAT	0
2	bit 3	bit 2	bit 1	bit 0	WORD_INT 0 1	
3	bit 3	bit 2	bit 1	bit 0		
4	bit 3	bit 2	bit 1	bit 0	WORD_EXT 0	
5	bit 7	bit 6	bit 5	bit 4	WORD_EXT	0
6			bit 1	bit 0	BITS_INT1	none
0		bit 0			BITS_INT2	none
7				bit 0	BITS_EXT1	none
1		bit 1	bit 0		BITS_EXT2	none
8-11	bit 3	bit 2	bit 1	bit 0	AREA_EXT	
0-11	DIL 3 DIL 2		Sit 0	Sub-area 0	none	
12-15	bit 7	bit 6	bit 5	bit 4	AREA_EXT	none
12-10			Sub-area 1			

Tab. 5. Collection of record declaration for test interfacedesignations:- gray fieldsgray fields

**comment 1**: The biggest address used in the implementation is 13. Calculation of addresses starts always from the position 0.

**comment 2**: The width of interface vector is 48 bits.

	0.1 1	· ·	1 1 1 1 1
( 'alculated structure	of the bug	vector is preser	nted in table 6
Calculated structure	or the bus		neu m table 0.

cycle	range	e [bits]	component		
Cycle	MSL	LSB	identifier	index	
Reading	3	0	WORD_CHK	0	
Reading	7	4	WORD_STAT	0	
Writing and reading	11	8	WORD INT	0	
	15	12		1	
Writing	23	16	WORD EXT	0	
Reading	31	24	WORD_EXT	0	
Writing and reading	33	32	BITS_INT1 none		
Writing and reading	34	34	BITS_INT2	none	
Writing	35	35	BITS_EXT1		
Writing	37	36	BITS EXT2	none	
Reading	39	38	BII3_EAI2		
Writing	43	40	AREA EXT	none	
Reading	47	44	,	none	

Tab. 6. Structure of bus vector

#### 6.3 Exemplary source code for interface implementation

```
library ieee;
use ieee.std_logic_1164.all;
use work.std_logic_1164_.all;
use work.VComponent.all;
entity II_test is
  generic (
   constant II_ADDR_WIDTH
    constant II_DATA_WIDTH
   constant TEST_WIDTH
  );
  port(
    word_int0_data_out
    word_int0_enable_out
    word_int1_data_out
```

);

:TVL :=4; --"interface address bus size" :TVL :=4; --"interface data bus size" :TVL :=8 --"test bus size" :out TSLV(II\_DATA\_WIDTH-1 downto 0); :out TSLV(II\_DATA\_WIDTH-1 downto 0); :out TSLV(II\_DATA\_WIDTH-1 downto 0); :out TSLV(II\_DATA\_WIDTH-1 downto 0); :in TSLV(TEST\_WIDTH-1 downto 0); :out TSLV(TEST\_WIDTH-1 downto 0); word intl enable out word\_ext0\_data\_in word ext0 data out :out TSLV(TEST\_WIDTH-1 downto 0); :out TSLV(TEST\_WIDTH-1 downto 0); :out TSLV(TEST\_WIDTH-1 downto 0); :out TSLV(TEST\_WIDTH-1 downto 0); word\_ext0\_enable\_out word\_ext0\_read\_ena\_out word\_ext0\_write\_ena\_out word\_ext0\_save\_out :in TSLV(TEST\_WIDTH-1 downto 0);
:out TSLV(1 downto 0); word\_ext1\_data\_in bits\_int1\_data\_out :out TSL;
:out TSLV(0 downto 0); bits\_int1\_enable\_out bits\_int2\_data\_out :out TSL; :out TSLV(0 downto 0); bits\_int2\_enable\_out bits\_ext1\_data\_out :in TSLV(1 downto 0);
:out TSLV(1 downto 0); bits\_ext2\_data\_in bits\_ext2\_data\_out bits\_ext2\_enable\_out :out TSL; bits\_ext2\_read\_ena\_out :out TSL; bits\_ext2\_write\_ena\_out :out TSL; bits\_ext2\_save\_out :out TSL; area\_data\_in in TSLV(II\_DATA\_WIDTH-1 downto 0); area\_enable\_out :out TSL; area\_read\_ena\_out :out TSL; area\_write\_ena\_out :out TSL; area\_strobe\_out :out TSL; - internal bus interface II\_resetN in TSL; **II\_**operN :in TSL; II\_writeN :in TSL; II\_strobeN :in TSL; II\_addr :in TSLV(II\_ADDR\_WIDTH-1 downto 0); **II\_**data\_in :in TSLV(II\_DATA\_WIDTH-1 downto 0); :out TSLV(II\_DATA\_WIDTH-1 downto 0) II\_data\_out end II\_test;

architecture behaviour of II\_test is

constant PAGE_REG		:TN			
constant PAGE_AREA		:TN	:= 2;	"area page identifier"	
constant WORD_CHK		: TN	:= 3;		
constant WORD_STAT		:TN	:= 4;	"internal register identifier"	
constant WORD_INT		:TN	:= 5;	"internal register identifier"	
constant WORD_EXT		: TN	:= 6;	"external register identifier"	
constant VECT_INT		:TN	:= 7;	"internal vector identifier"	
constant BITS_INT1		: TN	:= 8;	"internal bits1 identifier"	
constant BITS_INT2		: TN	:= 9;	"internal bits2 identifier"	
constant VECT_EXT		: TN	:= 10;	"external vector identifier"	
constant BITS_EXT1		: TN	:= 11;	"external bits1 identifier"	
constant BITS_EXT2		: TN	:= 12;	"external bits2 identifier"	
constant AREA_EXT		: TN	:= 13;	"area identifier"	
constant VIIItemDeclList			[IItemDecl]		
item type, item ID,	width,	num,	parent ID	, write type, read type,	
( VII_PAGE, PAGE_REG,	Ο,	Ο,	PAGE_REG,	VII_WNOACCESS, VII_RNOACCESS,	
<pre>( VII_WORD, WORD_CHK,</pre>	<pre>II_DATA_WIDTH,</pre>	1,	PAGE_REG,	VII_WNOACCESS, VII_REXTERNAL,	
<pre>( VII_WORD, WORD_STAT,</pre>	<pre>II_DATA_WIDTH,</pre>	1,	PAGE_REG,	VII_WNOACCESS, VII_REXTERNAL,	
<pre>( VII_WORD, WORD_INT,</pre>	<pre>II_DATA_WIDTH,</pre>	2,	PAGE_REG,	VII_WACCESS, VII_RINTERNAL,	
<pre>( VII_WORD, WORD_EXT,</pre>	TEST_WIDTH,	1,	PAGE_REG,	VII_WACCESS, VII_REXTERNAL,	
( VII_VECT, VECT_INT,	Ο,	Ο,	PAGE_REG,	VII_WNOACCESS, VII_RNOACCESS,	
<pre>( VII_BITS, BITS_INT1,</pre>	2,	1,	VECT_INT,	VII_WACCESS, VII_RINTERNAL,	
<pre>( VII_BITS, BITS_INT2,</pre>	1,	1,	VECT_INT,	VII_WACCESS, VII_RINTERNAL,	
( VII_VECT, VECT_EXT,	Ο,	Ο,	PAGE_REG,	VII_WNOACCESS, VII_RNOACCESS,	
<pre>( VII_BITS, BITS_EXT1,</pre>	1,	1,	VECT_EXT,	VII_WACCESS, VII_RNOACCESS,	
<pre>( VII_BITS, BITS_EXT2,</pre>	2,	1,	VECT_EXT,	VII_WACCESS, VII_REXTERNAL,	
( VII_PAGE, PAGE_AREA,	Ο,		_	, VII_WNOACCESS, VII_RNOACCESS,	
( VII_AREA, AREA_EXT,	TEST_WIDTH,	З,	PAGE_AREA	, VII_WACCESS, VII_REXTERNAL,	
);					
constant IIPar :TVII := TVIICreate(VIIItemDeclList, <b>II_</b> ADDR_WIDTH, <b>II_</b> DATA_WIDTH);					

```
signal IIVecInt, IIVecAll, IIVecEna :TSLV(TSLVhigh(VII(IIPar)) downto VEC_INDEX_MIN);
```

```
begin
```

```
-- Internal Interface implementation
process(II_resetN, II_strobeN)
begin
  if(II_resetN='0') then
    IIVecInt <= IIReset(IIVecInt,IIPar);</pre>
  elsif(II_strobeN'event and II_strobeN='1') then
    if(II_operN='0' and II_writeN='0') then
      IIVecInt <= IISave(IIVecInt, IIPar, II_addr, II_data_in);</pre>
     end if;
  end if;
end process;
IIVecEna <= IIEnable(IIPar, II_operN, II_writeN, II_addr);</pre>
IIVecAll <= (IIWrite(IIVecInt,IIPar,II_addr,II_data_in)</pre>
         or IIConnPutWordData(IIVecInt, IIPar, WORD_CHK, 0, VIICheckCodeGet(IIPar))
or IIConnPutWordData(IIVecInt, IIPar, WORD_STAT, 0, "0110")
         or IIConnPutWordData(IIVecInt, IIPar, WORD_EXT, 0, word_ext0_data_in) or IIConnPutBitsData(IIVecInt, IIPar, BITS_EXT2, 0, bits_ext2_data_in)
         or IIConnPutAreaData(IIVecInt, IIPar, AREA_EXT,
                                                                        area data in)
         );
II_data_out <= IIRead(IIVecAll,IIPar,II_addr);</pre>
-- user connections
word_int0_data_out <= IIConnGetWordData(IIVecAll,IIPar,WORD_INT,0);
word_int0_enable_out <= IIConnGetWordEnable(IIVecEna,IIPar,WORD_INT,0,II_writeN);</pre>
word_int1_data_out
                            <= IIConnGetWordData(IIVecAll, IIPar, WORD_INT, 1);
word_intl_enable_out <= IIConnGetWordEnable(IIVecEna,IIPar,WORD_INT,1,II_writeN);</pre>
word_ext0_data_out
                            <= IIConnGetWordData(IIVecAll, IIPar, WORD_EXT, 0);
word_ext0_enable_out <= IIConnGetWordEnable(IIVecEna,IIPar,WORD_EXT,0,II_writeN);
word_ext0_read_ena_out <= IIConnGetWordReadEna(IIVecEna,IIPar,WORD_EXT,0);</pre>
word_ext0_write_ena_out <= IIConnGetWordWriteEna(IIVecEna,IIPar,WORD_EXT,0);</pre>
word_ext0_save_out
                             <= IIConnGetWordSave(IIVecEna,IIPar,WORD_EXT,0,II_strobeN);
bits_int1_data_out
                             <= IIConnGetBitsData(IIVecAll, IIPar, BITS_INT1, 0);
bits_intl_enable_out <= IIConnGetBitsEnable(IIVecEna,IIPar,BITS_INTl,II_writeN);</pre>
bits_int2_data_out
                            <= IIConnGetBitsData(IIVecAll, IIPar, BITS_INT2, 0);
                          <= IIConnGetBitsEnable(IIVecEna,IIPar,BITS_INT2,II_writeN);
bits_int2_enable_out
                            <= IIConnGetBitsData(IIVecAll, IIPar, BITS_EXT1, 0);
bits_ext1_data_out
```

<pre>bits_ext2_data_out bits_ext2_enable_out bits_ext2_read_ena_out bits_ext2_write_ena_out bits_ext2_save_out</pre>	<= <= <=	<pre>IIConnGetBitsData(IIVecAll,IIPar,BITS_EXT2,0); IIConnGetBitsEnable(IIVecEna,IIPar,BITS_EXT2,II_writeN); IIConnGetBitsReadEna(IIVecEna,IIPar,BITS_EXT2); IIConnGetBitsWriteEna(IIVecEna,IIPar,BITS_EXT2); IIConnGetBitsSave(IIVecEna,IIPar,BITS_EXT2,II_strobeN);</pre>
area_enable_out area_read_ena_out area_write_ena_out area_strobe_out	<= <=	<pre>IIConnGetAreaEnable(IIVecEna,IIPar,AREA_EXT,II_writeN); IIConnGetAreaReadEna(IIVecEna,IIPar,AREA_EXT); IIConnGetAreaWriteEna(IIVecEna,IIPar,AREA_EXT); IIConnGetAreaStrobe(IIVecEna,IIPar,AREA_EXT,II_strobeN);</pre>

end behaviour;

# 6.4 Functional simulation of signal time relations in interface implementation

Fig. 3 presents exemplary functional simulation of interface implementation.

L .	
Name	P 100 200 300 400 140 400 700 160 400 110 120 120 140 140 100 100 110 140 200 210 200 220 240 250 200 270 200 300 300 300 300 300 300 300 300 30
II_resetN	
II_operN	
II_writeN	
II_strobeN	
II_addr	
II_data_in	
II_data_out	
word_int0_data_out	$\langle 0 \rangle \chi_5$
word_int0_enable_out	(e )¢
word_int0_enable_out(3)	
word_int0_enable_out(2)	
word_int0_enable_out(1)	
word_int0_enable_out(0)	
word_int1_data_out	<u>φ</u> χ <sub>8</sub>
word_int1_enable_out	(o 🌾 Xo
word_int1_enable_out(3)	
word_int1_enable_out(2)	
word_int1_enable_out(1)	
word_int1_enable_out(0)	
word_ext0_data_in	(34
word_ext0_data_out	(δο χθθ χέθ χού χθθ χέθ χού
word ed0 enable out	
word_ext8_enable_out(7)	
word_ext0_enable_out(6)	
word_ex10_enable_out(5)	
word_ext0_enable_out(4)	
word_ext0_enable_out(3)	
word_end0_enable_out(2)	
word_ext0_enable_out(1)	
word_ext0_enable_out(0)	
word_exd0_read_ena_out	(00 )@F X XF0 )@0
word_ext0_read_ena_out(7)	
word_ext0_read_ena_out(6)	
word_ext0_read_ena_out(5)	
word_ext0_read_ena_out(4)	
word_ext0_read_ena_out(3)	
word_ext0_read_ena_out(2)	
word_ext0_read_ena_out(1)	
word_ext0_read_ena_out(0)	
word_ext0_write_ena_out	
word_ext0_write_ena_out word_ext0_write_ena_out(7)	
word_ext0_write_ena_out word_ext0_write_ena_out(7) word_ext0_write_ena_out(6)	
word_ext0_write_ena_out word_ext0_write_ena_out(7) word_ext0_write_ena_out(6) word_ext0_write_ena_out(6)	
word_exd0_write_ena_out word_exd0_write_ena_out(7) word_exd0_write_ena_out(6) word_exd0_write_ena_out(6) word_exd0_write_ena_out(4)	
word_ext0_write_ena_out word_ext0_write_ena_out(7) word_ext0_write_ena_out(6) word_ext0_write_ena_out(6)	
word_exd0_write_ena_out word_exd0_write_ena_out(7) word_exd0_write_ena_out(6) word_exd0_write_ena_out(6) word_exd0_write_ena_out(4)	
word_end1_wr8e_ena_out word_end1_wr8e_ena_out(7) word_end1_wr8e_ena_out(8) word_end1_wr8e_ena_out(8) word_end1_wr8e_ena_out(4) word_end1_wr8e_ena_out(3) word_end1_wr8e_ena_out(2)	
word_endl_write_ena_out/// word_endl_write_ena_out/// word_endl_write_ena_out(tr) word_endl_write_ena_out(tr) word_endl_write_ena_out(s) word_endl_write_ena_out(s) word_endl_write_ena_out(s) word_endl_write_ena_out(s)	
word_end3_wrbe_ena_out/ word_end3_wrbe_ena_out/7) word_end3_wrbe_ena_out(5) word_end3_wrbe_ena_out(5) word_end3_wrbe_ena_out(3) word_end3_wrbe_ena_out(2) word_end3_wrbe_ena_out(2) word_end3_wrbe_ena_out(0)	
이다	
الالحية         اللحية	
wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endsizecult()           word_endsizecult()           word_endsizecult()           word_endsizecult()	
이 (1, 45), 245, 245, 245, 245, 245, 245, 245, 245	
wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           wordendwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endwineenacult()           word_endsizecult()           word_endsizecult()           word_endsizecult()           word_endsizecult()	
이 (1, 45), 245, 245, 245, 245, 245, 245, 245, 245	
이지는, 요리, 고려는, 요리, 요네 아이는, 요리, 고려는, 요구, 요네 아이는, 요리, 고려는, 요구, 요네(5) 아이는, 요리, 고려는, 요구, 요네(6) 아이는, 요리, 고려는, 요구, 요네(5) 아이는, 요리, 고려는, 요구, 요네(5) 아이는, 요리, 고려는, 요구, 요네(7) 아이는, 요리, 고려는, 요구, 요네(7) 아이는, 요리, 고려는, 요리, 요리(7) 아이는, 요리, 고려는, 요리, 요리(7) 아이는, 요리, 고려는, 요리(8) 아이는, 요리, 고려는, 요리(8) 아이는, 요리, 고려는, 요리(8) 아이는, 요리, 고려는, 요리(8)	
الارم	
(1) (고려), 고려상, 고려소, 고려, 고려()     (1) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2	
uvidexl}_uviderlsutid_           uvidexluviderlsuvid_(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviderlsuvid(r)           uvidexluviduviderlsuvid(r)           uvidexluviduviduviduvid(r)           uvidexluviduviduvid(r)           uvidexluviduvid(r)           uvidexluviduvid(r)           uvidexluviduvid(r)           uvidexluvid_uvid(r)           uvidexluvid(r)	
uvid_sel_sel_sel_sel_           uvid_sel_sel_sel_sel_sel_sel_           uvid_sel_sel_sel_sel_sel_sel_sel_sel_sel_sel	
(10년, 40월, 41월, 41월, 41일, 01년)     (11년, 41월, 41월, 41일, 41일, 41일, 41일, 41일, 41일, 41일, 41일	
سامل دول می است. دول می است.           سامل دول می است. است. می (سال)           سامل می از می است. می (سال)           سامل می از می است. می (سال)           سامل می (سال)	
سری دهای بستای ده	
سامل دول می است. دول می است.           سامل دول می است. است. می (سال)           سامل می از می است. می (سال)           سامل می از می است. می (سال)           سامل می (سال)	
uveledlwebenlout()           uveledlselenlout()           uveledlselout()           uveledlselout()           uveledlout_()	
wordextlwriteertsout(r)           wordextlwriteertsout(r)           wordextlwrite_ertsout(r)           wordextlwrite_ertsout(r)           wordextlwrite_ertsout(r)           wordextlwrite_ertsout(r)           word_extlwrite_ertsout(r)	
word_self_weit_set_out()           word_self_set_out()           word_set_out()	
(10년, 40월, 41월, 41월, 41월, 414]     (10년, 40월, 41월, 418, 414]     (10년, 41월, 418, 414]     (10년, 41월, 418, 414]     (10년, 41월, 418, 414]     (10년, 414]     (11년, 414]     (11)     (	
ساره , end , write,	
(10년, 40월, 41월, 41월, 41월, 414]     (10년, 40월, 41월, 418, 414]     (10년, 41월, 418, 414]     (10년, 41월, 418, 414]     (10년, 41월, 418, 414]     (10년, 414]     (11년, 414]     (11)     (	
سرم	
word_self_web_ses_out           word_self_web_ses_out()           word_self_ses_out()           word_self_se	
سرم	

Fig. 3. Results of functional simulation for the test implementation of interface.

- **comment 1**: Bus **II\_data\_out** outputs data from interface without taking into account the state and type of operation (i.e. ignored line status ii\_operN and ii\_writeN).
- **comment 2**: Records without write rights ignore write cycle (for example record WORD\_CHK).

The simulation was conducted for full range of addressing (from 0 to 15), successively for write and read operations:

• Write cycle of data from bus II\_data\_in was performed successively for the addresses:

- 0 writing of value D to record WORD\_CHK is ignored,
- 1 writing of value  $\theta$  to record WORD\_STAT is ignored,
- 2 writing to component of index 0 of record WORD\_INT (internal register) value 3 with the rising edge of signal II\_strobeN,
- 3 writing to component of index 1 of record WORD\_INT (internal register) value 6 with the rising edge of signal II\_strobeN,
- writing to younger part (bits 0-3) of external register (record WORD\_EXT) value 9.
   For the bits 0-3 of bus word\_ext0\_data\_out this value remains output for the period of low signal status II\_operN. Bits 0-3 of bus word\_ext0\_ena\_out are set to '1' for the same period (write cycle),
- 5 writing to older part (bits 4-7) of external register (record WORD\_EXT) value C. For the bits 0-3 of bus word\_ext0\_data\_out this value remains output for the period of low signal status II\_operN. Bits 4-7 of bus word\_ext0\_ena\_out are set to '1' for the same period (write cycle),
- 6 writing to bits of records BITS\_INT1 and BITS\_INT2 of value F with the rising edge of signal II\_strobeN. For the bus bits\_int1\_data\_out there is output value 3 registered in record BITS\_INT1, and for the bus bits\_int2\_data\_out the value l registered in record BITS\_INT2,
- 7 writing to bits of the records BITS\_EXT1 and BITS\_EXT2 value 2. For the bus bits\_ext1\_data\_out there is output value 0, and for the bus bits\_ext2\_data\_out value 1. During the duration time of the period, bit states of the buses bits\_ext2\_enable\_out and bits\_ext2\_write\_ena\_out are set to '1'. For the low signal status II\_strobeN, bits of the bus bits\_ext2\_enable\_out are set to '1',
- 8-15 writing to spare area for the memory record AREA\_EXT. During the duration time of the access cycle there are activated to '1' the signals area\_enable\_out and area\_write\_ena\_out. For the period of low level signal state II\_strobeN there is activated to '1' the signal area\_strobe\_out.
  - Caution: Data from the bus II\_data\_in are directly connected to memory block, similarly to the required, the youngest address lines from the bus II\_addr.
- **Reading cycle** on the bus II\_data\_out was performed successively for the following addresses:
- 0 reading from record WORD\_CHK returns a unique control value *D* calculated by the function VIICheckCodeGet,

- 1 reading from record WORD\_CHK returns, previously stored value 6,
- 2 reading from component of index 0 of internal register (record WORD\_INT) of registered value. For the period of low level signal state II\_operN there are activated for '1' bus signals word\_int0\_enable\_out,
- 3 reading from component of index 1 of internal register (record WORD\_INT) of registered value 6. For the period of low level signal state II\_operN there are activated to '1' the bus signals word\_int1\_enable\_out,
- 4 reading from the younger part (bits 0-3) of the bus word\_ext0\_data\_in of value 4 via the external register (record WORD\_EXT). Respectively, the bits 0-3 of the bus word\_ext0\_enable\_out are set to '1' for the cycle duration time (low level state of signal II\_operN),
  - Caution: For the bits 0-3 of the bus word\_ext0\_data\_out there is output value 9 from the bus II\_data\_in. The reading and writing channels are nondependent!
- 5 reading from the younger part (bits 4-7) of bus word\_ext0\_data\_in of value 3 via external register (record WORD\_EXT). Respectively, the bits 4-7 of bus word\_ext0\_enable\_out are set to '1' for the cycle duration time (low state of signal II\_operN),

Caution: For the bits 4-7 of the bus word\_ext0\_data\_out there is output value C from the bus II\_data\_in. The reading and writing channels are nondependent!

- 6 simultaneous reading from record BITS\_INT1 of value 3 and from record BITS\_INT2 of value 1 in the form of a common value 7. For the period of low signal status II\_operN there are activated to '1' the buses signals wodr\_int1\_enable\_out and wodr\_int2\_enable\_out.
- 7 simultaneous reading from the record BITS\_EXT1 of value 0 (record only for writing!) and from record BITS\_EXT2 of value 1 from the bus bits\_ext2\_data\_in in the form of a common value 2. The bit states of buses bits\_ext2\_enable\_out and bits\_ext2\_read\_ena\_out are set to '1' during the duration time of the cycle (i.e. for the low level of signal II\_operN).
- 8-15 reading form memory record AREA\_EXT of data via the bus area\_data\_in. During the duration time of access cycle the following signals are activated to '1' area\_enable\_out and area\_read\_ena\_out. For the duration of low level signal state II\_strobeN there is activated to '1' the signal area\_strobe\_out,
  - **Caution:** Required, the youngest address lines from the bus **II\_addr** are directly connected to the memory block.

## 7 IMPLEMENTATION OF PARAMETRIC, EXTERNAL, FUNCTIONAL COMPONENTS

The *Internal Interface* possesses open structure and enables connection to the interface various external components. The functional layer of the interface is adjusted, in this way, by the system designer, to real implementation requirements in the FPGA chip. Applied common methods of parameterization in *Internal Interface* and for external components allow for considerable simplifications of mutual implementation.

This chapter presents examples of implementations of registers, counters and memories. They are the basic external functional components. They may be used directly in implementation or be composing blocks of more complex functional components.

## 7.1 Implementation of external register for read buffering

A lot of data is calculated by external components working with fast, synchronous clock. Data reading requires implementation of a buffering register. Registered data in the buffer are to be read by the *Internal Interface*. Below, there is an example of component application KTP\_LPM\_REG as external *data reading register*. The dimensions of external data is set by nondependent parameter: REGISTER\_WIDTH.

```
library ieee;
use ieee.std_logic_1164.all;
use work.std_logic_1164_ktp.all;
use work.ktpcomponent.all;
use work.VComponent.all;
entity II_test_ext_reg_read is
  generic (
                                  :TVL :=4; --"interface address bus size"
:TVL :=4; --"interface data bus size"
:TVL :=8 --"external register bus size"
    constant II_ADDR_WIDTH
     constant II DATA WIDTH
    constant REGISTER_WIDTH
  );
  port(
                                             in TSL;
    ext reg clk
    ext_reg_ena
                                              :in TSL;
    ext_reg_data_in
                                             in TSLV(REGISTER_WIDTH-1 downto 0);
      - internal bus interface
                                             in TSL;
    II resetN
    II operN
                                              :in TSL;
    II_writeN
                                             :in TSL;
    II_strobeN
                                              :in TSL;
    II addr
                                             :in TSLV(II_ADDR_WIDTH-1 downto 0);
    II_data_in
                                              :in TSLV(II_DATA_WIDTH-1 downto 0);
                                              :out TSLV(II_DATA_WIDTH-1 downto 0)
    II_data_out
  );
end II_test ext req read;
architecture behaviour of II_test_ext_reg_read is
                                             :TN := 1; -- "register page identifier"
:TN := 2; -- "external register identifier"
  constant PAGE REG
  constant WORD_EXT
  constant VIIItemDeclList
                                             :TVIIItemDeclList :=(
                                  width, num, parent ID, write type,
  -- item type, item ID,
                                                                                         read type,

    Item type, Item ID, Width, hum, parent ID, write type, read type, ...
    (VII_PAGE, PAGE_REG, 0, 0, PAGE_REG, VII_WNOACCESS, VII_RNOACCESS, ...
    (VII_WORD, WORD_EXT, REGISTER_WIDTH, 1, PAGE_REG, VII_WACCESS, VII_REXTERNAL, ...

  );
                           :TVII := TVIICreate(VIIItemDeclList, II_ADDR_WIDTH, II_DATA_WIDTH);
  constant IIPar
  signal IIVecInt, IIVecAll, IIVecEna
                                                       :TSLV(TSLVhigh(VII(IIPar)) downto VEC INDEX MIN);
  signal H
                                                       :TSL:
  signal ExtRegDataOut
                                                       :TSLV(REGISTER WIDTH-1 downto 0);
```

```
begin
  H <= '1';
  -- user connections
  ext_reg :KTP_LPM_REG
    generic map (
      LPM_WIDTH => REGISTER_WIDTH
    port map(
      resetN
                 => II_resetN,
      setN
                 => H,
      clk
                 => ext_reg_clk,
      ena
                 => ext reg ena,
      d
                 => ext_reg_data_in,
                 => ExtRegDataOut
      q
    );
  -- Internal Interface implementation
  process(II_resetN, II_strobeN)
  begin
    if(II_resetN='0') then
      IIVecInt <= IIReset(IIVecInt,IIPar);</pre>
    elsif(II_strobeN'event and II_strobeN='1') then
      if(II_operN='0' and II_writeN='0') then
        IIVecInt <= IISave(IIVecInt, IIPar, II_addr, II_data_in);</pre>
      end if;
    end if;
  end process;
  IIVecEna <= IIEnable(IIPar, II_operN, II_writeN, II_addr);</pre>
  IIVecAll <= (IIWrite(IIVecInt,IIPar,II_addr,II_data_in)</pre>
           or IIConnPutWordData(IIVecInt, IIPar, WORD_EXT, 0, ExtRegDataOut)
           );
  II_data_out <= IIRead(IIVecAll,IIPar,II_addr);</pre>
end behaviour;
```

Table 7 presents physical distribution of components in the address area and data of communication bus *Internal Interface* for given project parameters:

• interface parameters: II\_ADDR\_WIDTH=4, II\_DATA\_WIDTH=4,

• interface parameters for external register: REGISTER\_WIDTH=8.

Splitting of address and data area stems from automatic mechanism described in chapter 4.2):

II_Addr		II_	Data		com	ponent	
(A3-A0)	D3	D2	D1	D0	identifier	access	index
0	bit 3	bit 2	bit 1	bit 0	WORD EXT	Ext. RO	0
1	bit 7	bit 6	bit 5	bit 4	WORD_LAT		0

Tab. 7. Collection of declarations of records for test interface of register **designations**: - **Ext. RO** – external register only for reading.

Exemplary result of functional simulation was presented in fig. 4. External data ext\_reg\_data\_in are input synchronously with clock ext\_reg\_clk. Data readiness to write into the buffer is defined by high signal status ext\_reg\_ena, while data registration in the buffer KTP\_LPM\_REG is for rising edge of the clock signal ext\_reg\_clk. The AE value was registered for the analyzed example.




Fig. 4. Functional simulation results of implementation for external reading register.

The component of external register is connected to the *Internal Interface* via the signal bus ExtRegDataOut and function IIConnPutWordData. Buffered data reading (8-bits) is done in this implementation (4 bits of data bus) via two successive addresses (comp. chapt. 4.2.1). For address  $\theta$ , the youngest four values of buffered data are read (value E), and for address *I* the oldest half of data is read (value A).

The way of implementation of buffering register KTP\_LPM\_REG does not depend on the real dimensions of buffered data (parameter REGISTER\_WIDTH), neither it depends on the bus dimensions (parameters: II\_addr\_width, and II\_data\_width).

#### 7.2 Implementation of external parametric counter

A component of *synchronous counter* is a commonly applied functional block in numerable FPGA implementations. The presented example uses component KTP\_LPM\_COUNT, which is fully controlled by the *Internal Interface*. The presented component implementation allows for:

- Synchronous counting forward conditioned by the activation signal,
- Asynchronous counter initialization to value 0,
- Asynchronous setting of given initial value,
- Asynchronous reading of currently read data.

Counter data dimension is set by a nondependent parameter: COUNTER\_WIDTH.

The example is confined to counter usage KTP\_LPM\_COUNT only in the counting work mode from up to down and blocking of counting after reaching the maximum value.

It is to be noticed, that data reading during counting via the *Internal Interface* requires application of a circuit which buffers the reading (see chapter 7.1).

<pre>library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_misc.all; use work.std_logic_1164_ktp.all; use work.ktpcomponent.all; use work.VComponent.all;</pre>	
entity <b>II_</b> test_ext_counter is	
generic (	
constant <b>II_</b> ADDR_WIDTH	:TVL :=4;"interface address bus size"
constant <b>II_</b> DATA_WIDTH	:TVL :=4;"interface data bus size"
constant COUNTER_WIDTH	:TVL :=8"external register bus size"
);	
port(	
ext_cnt_clk	:in TSL;
ext_cnt_ena	:in TSL;
internal bus interface	
<b>II_</b> resetN	:in TSL;
II_operN	:in TSL;
II_writeN	:in TSL;
II_strobeN	:in TSL;
II_addr	<pre>:in TSLV(II_ADDR_WIDTH-1 downto 0);</pre>
<b>II_</b> data in	in TSLV(II_DATA WIDTH-1 downto 0);
II_data out	:out TSLV(II_DATA WIDTH-1 downto 0)
);	
end II_test_ext_counter;	

```
architecture behaviour of II_test_ext_counter is
                                                      :TN := 1; --
:TN := 2; --
  constant PAGE_REG
                                                                           "register page identifier"
  constant VECT_CNT
                                                             := 2; --
                                                                           "vector identifier"
                                                      :TN := 3; --
:TN := 4; --
  constant BITS_CNT_INIT
                                                                           "external bit identifier"
  constant BITS_CNT_FINISH
                                                             := 4; --
                                                                           "external bit identifier"
                                                           := 5; --
  constant WORD_CNT_DATA
                                                                           "internal register identifier"
                                                       : TN
                                                      :TVIIItemDeclList :=(
  constant VIIItemDeclList
                                                 invillemDecllist :=(
width, num, parent ID, write type, read type, ...
0, 0, PAGE_REG, VII_WNOACCESS, VII_RNOACCESS, ...
0, 0, PAGE_REG, VII_WNOACCESS, VII_RNOACCESS, ...
1, 1, VECT_CNT, VII_WACCESS, VII_REXTERNAL, ...
_WIDTH, 1, PAGE_REG, VII_WACCESS, VII_REXTERNAL, ...

    item type, item ID,
    (VII_PAGE, PAGE_REG,

       VII_VECT, VECT_CNT,
     (
       VII_BITS, BITS_CNT_INIT,
     (
         VII_BITS, BITS_CNT_FINISH,
     (
      VII_WORD, WORD_CNT_DATA, COUNTER_WIDTH,
     (
  );
                                    :TVII := TVIICreate(VIIItemDeclList, II_ADDR_WIDTH, II_DATA_WIDTH);
  constant IIPar
  signal IIVecInt, IIVecAll, IIVecEna
                                                      :TSLV(TSLVhigh(VII(IIPar)) downto VEC_INDEX_MIN);
                                                       :TSL;
  siqnal
           Η
  signal ExtCntInitN
                                                      :TSL;
            ExtCntData
                                                       :TSLV(COUNTER_WIDTH-1 downto 0);
  signal ExtCntData
signal ExtCntLoadN
                                                      :TSL;
                                                      :TSLV(COUNTER WIDTH-1 downto 0);
            ExtCntResult
  siqnal
  signal ExtCntFinishN
                                                      :TSL;
begin
  H <= '1';
  -- user connections
  ExtCntInitN <= not(IIConnGetBitsSave(IIVecEna,IIPar,BITS_CNT_INIT,ii_strobeN));</pre>
  ExtCntData <= IIConnGetWordData(IIVecAll,IIVecEna,IIPar,WORD_CNT_DATA,0,ExtCntResult);</pre>
  ExtCntLoadN <= not(OR_REDUCE(IIConnGetWordSave(IIVecEna,IIPar,WORD_CNT_DATA,0,ii_strobeN)));</pre>
  ext_count :KTP_LPM_COUNT
    generic map(
      LPM_DATA_WIDTH
                                   => COUNTER_WIDTH,
       COUNT_STOP
                                   => TRUE,
       COUNT_RELOAD
                                   => FALSE
    port map(
                                    => ii_resetN,
      resetN
       clk
                                    => ext_cnt_clk,
                                    => ext_cnt_ena,
       clk ena
       initN
                                    => ExtCntInitN,
       loadN
                                    => ExtCntLoadN,
       downN
                                    => H,
      setN
                                   => H,
                                   => H,
       reloadN
                                   => ExtCntData,
       data
                                   => ExtCntResult,
       count
                                   => ExtCntFinishN,
      finishN
                                    => open
       overN
     );
  -- Internal Interface implementation
  process(II_resetN, II_strobeN)
  begin
    if(II_resetN='0') then
       IIVecInt <= IIReset(IIVecInt,IIPar);</pre>
     elsif(II_strobeN'event and II_strobeN='1') then
       if(II_operN='0' and II_writeN='0') then
         IIVecInt <= IISave(IIVecInt, IIPar, II_addr, II_data_in);</pre>
       end if;
     end if;
  end process;
  IIVecEna <= IIEnable(IIPar, II_operN, II_writeN, II_addr);</pre>
  IIVecAll <= (IIWrite(IIVecInt,IIPar,II_addr,II_data_in)</pre>
           or IIConnPutWordData(IIVecInt, IIPar, WORD_CNT_DATA, 0, ExtCntResult)
           or IIConnPutBitsData(IIVecInt, IIPar, BITS_CNT_FINISH, 0, TSLVconv(ExtCntFinishN))
           );
  II_data_out <= IIRead(IIVecAll,IIPar,II_addr);</pre>
```

end behaviour;

Table 8 presents physical distribution of components in the address area and *Internal Interface* communication bus area, for the set parameters of the considered project:

- interface parameters: **II\_ADDR\_WIDTH=**4, **II\_DATA\_WIDTH=**4,
- external counter bus parameters: COUNTER\_WIDTH=8.

Splitting of address and data area stems from automatic mechanism described in chapter 4.2):

II_Addr	II_Data		compone	ent			
(A3-A0)	D3	D2	D1	D0	identifier	access	index
0				bit 0	BITS_CNT_INIT	Ext. WO	
0			bit 1		BITS_CNT_FINISH	Ext. RO	
1	bit 3	bit 2	bit 1	bit 0	WORD CNT DATA	Ext. RW	0
2	bit 7	bit 6	bit 5	bit 4			0

Tab. 8. Collection of record declarations for test interface of a counter. **designations**: - **Ext.** – external register,

- RO- only for reading, WO – only for writing, RW – full access.

Exemplary result of functional simulation of external counter was presented in fig.5. The counter KTP\_LPM\_COUNT counts forward, synchronously with the rising edge of the clock signal ext\_cnt\_clk under the condition of counting activating with high signal status ext\_cnt\_ena.




Fig. 5. Functional simulation results of external counter implementation.

The component of external register is connected to the Internal Interface:

- writing cycle to the address 0 causes asynchronous initialization of the counter to value 0. Only high status of bit D0 of the bus II\_data\_in is valid. It activates signal ExtCntInitN to low status during the signal duration II\_strobeN,
- Writing cycles to addresses *1* and *2* cause setting, successively, four younger and four older bits of counter KTP\_LPM\_COUNT. The process of counter status setting is asynchronous against the clock signal ext\_cnt\_clk. Data are transmitted via the bus ExtCntData, and writing activates the low signal status ExtCntLoadN,
- Reading cycle from the address 0 returns signal status ExtCntFinishN during the bit D1 of the bus II\_data\_in,
- Reading cycles from the addresses *I* and *2* return successively, four younger and four older bits of the counter KTP\_LPM\_COUNT. Counter status is transferred by the bus ExtCntResult.

The way of implementation of synchronous external counter KTP\_LPM\_COUNT does not depend on real dimensions of the counter (parameter COUNT\_WIDTH), neither it depends on the bus dimensions (parameters: II\_addr\_width, and II\_data\_width).

#### 7.3 Implementation of parametric external memory

Component of *synchronous double-port memory* utilizes physical memory blocks present in the FPGA chip (in chip series: APEX, ACEX, CYCLONE, STRATIX, SPARTAN, VIRTEX and others). The presented example uses component DPM\_PROG, which is fully controlled by the *Internal Interface*. The presented component implementation enables writing an reading of memory address area. Nondependent parameter MEM\_ADDR\_WIDTH determines the dimension of memory address bus and respectively the parameter MEM\_DATA\_WIDTH, defines the dimension of data bus.

The example is confined to the usage of component DPM\_PROG exclusively in the access mode to the *Internal Interface*.

The project synthesis process requires only the file LPM\_COMP\_? which complies with the used type of FPGA.

library ieee; use ieee.std\_logic\_1164.all; use ieee.std\_logic\_misc.all; use work.std\_logic\_1164\_ktp.all; use work.ktpcomponent.all; use work.VComponent.all; use work.lpmcomponent.all; entity **II\_**test\_ext\_memory is generic ( :TVL :=4; --"interface address bus size" :TVL :=4; --"interface data bus size" :TVL :=2; --"external register bus size" constant **II\_**ADDR\_WIDTH constant **II\_**DATA\_WIDTH constant MEM\_ADDR\_WIDTH constant MEM\_DATA\_WIDTH :TVL :=8 --"external register bus size" ); port( in TSL; ext cnt clk :in TSL; ext cnt ena -- internal bus interface :in TSL; II resetN II\_operN :in TSL; II writeN in TSL: II\_strobeN :in TSL; :in TSLV(II\_ADDR\_WIDTH-1 downto 0); II\_addr II\_data\_in :in TSLV(II DATA WIDTH-1 downto 0); II\_data\_out :out TSLV(II\_DATA\_WIDTH-1 downto 0) ); end II\_test\_ext\_memory; architecture behaviour of II\_test\_ext\_memory is :TN := 1; -- "register page identifier" :TN := 2; -- "external memory identifier" constant PAGE\_REG constant AREA\_MEM 

 constant VIIItemDeclList
 :TVIIItemDeclList :=(

 --item type, item ID,
 width,

 (VII PAGE, PAGE REG, 0,
 0, PAGE REG, VII WNOACCES

 constant VIIItemDeclList read type, (VII\_PAGE, PAGE\_REG, 0, 0, PAGE\_REG, VII\_WNOACCESS, VII\_RNOACCESS ... (VII\_AREA, AREA\_MEM, MEM\_DATA\_WIDTH, 2\*\*MEM\_ADDR\_WIDTH, PAGE\_REG, VII\_WACCESS, VII\_REXTERNAL ... ); constant IIPar :TVII := TVIICreate(VIIItemDeclList, **II\_**ADDR\_WIDTH, **II\_**DATA\_WIDTH); signal IIVecInt, IIVecAll, IIVecEna :TSLV(TSLVhigh(VII(IIPar)) downto VEC\_INDEX\_MIN); signal H, L :TSL; :TSLV(MEM\_ADDR\_WIDTH-1 downto 0); signal AL signal DL :TSLV(MEM\_DATA\_WIDTH-1 downto 0); constant MEM\_**II\_**ADDR\_WIDTH :TN := MEM\_ADDR\_WIDTH --> +SLVPartAddrExpand(MEM\_DATA\_WIDTH, **II\_**DATA\_WIDTH); signal ExtMemWr :TSL; signal ExtMemStr signal ExtMemDataOut ExtMemStr :TSL: :TSLV(**II\_**DATA\_WIDTH-1 downto 0);

```
begin
  H <= '1'; L <= '0';
  AL <= (others => '0'); DL <= (others => '0');
  -- user connections
  ExtMemWr <= IIConnGetAreaWriteEna(IIVecEna,IIPar,AREA_MEM);</pre>
  ExtMemStr <= IIConnGetAreaStrobe(IIVecEna,IIPar,AREA_MEM,ii_strobeN);</pre>
  ext_memory :DPM_PROG
    generic map (
      LPM_DATA_WIDTH => MEM_DATA_WIDTH,
LPM_ADDR_WIDTH => MEM_ADDR_WIDTH,
LPM_MDATA_WIDTH => II_DATA_WIDTH,
       ADDRESS_SEPARATE => FALSE
    port map (
      resetN
                        => II_resetN,
       clk
                          => L,
       ena_in
                          => L,
                         -> AL,
       addr_in
data_in
                          => DL.
                          => L,
       ena out
                         => AL,
       addr_out
                       => op
=> L,
       data_out
                          => open,
       simulate
                          => T...
       proc_req
      proc_ack => open,
memory_addr => II_addr(MEM_II_ADDR_WIDTH-1 downto 0),
memory_data_in => II_data_in,
       memory_data_out => ExtMemDataOut,
      memory_wr => ExtMemWr,
memory_str => ExtMemStr
       memory_wr
                          => ExtMemWr,
  );
  -- Internal Interface implementation
  process(II_resetN, II_strobeN)
  begin
    if(II_resetN='0') then
       IIVecInt <= IIReset(IIVecInt,IIPar);</pre>
     elsif(II_strobeN'event and II_strobeN='1') then
      if(II_operN='0' and II_writeN='0') then
         IIVecInt <= IISave(IIVecInt, IIPar, II_addr, II_data_in);</pre>
       end if;
     end if;
  end process;
  IIVecEna <= IIEnable(IIPar, II_operN, II_writeN, II_addr);</pre>
  IIVecAll <= (IIWrite(IIVecInt,IIPar,II_addr,II_data_in)</pre>
           or IIConnPutAreaMData(IIVecInt, IIPar, AREA_MEM, ExtMemDataOut)
           );
  II_data_out <= IIRead(IIVecAll,IIPar,II_addr);</pre>
end behaviour;
```

Table 9 presents physical distribution of components in the address and data areas of communication bus *Internal Interface* for the set project parameters:

• Interface parameters: II\_ADDR\_WIDTH=4, II\_DATA\_WIDTH=4,

• Memory bus parameters: MEM\_ADDR\_WIDTH =2, MEM\_ADDR\_WIDTH =8.

Splitting of address and data area stems from automatic mechanism described in chapter 4.2):

ll_Addr	II_Data		compone	ent			
(A3-A0)	D3	D2	D1	D0	identifier	access	index
0-3	bit 3	bit 2	bit 1	bit 0	AREA_MEM (sub-area 0)	Ext. RW	
4-7	bit 7	bit 6	bit 5	bit 4	AREA_MEM (sub-area 1)		

Tab. 9. Collection of record declarations for the test interfaces for memory **designations**: - *gray fields* denote non valid parameters,

- Ext. – external register, RW – full access.

The exemplary result of functional simulation of synchronous dual-port memory was presented in fig. 6. Memory DPM\_PROG has input proc\_req set permanently to low status. It realizes constantly access to its data area via the *Internal Interface*. Writing was performed of values 59, 6A, 7B and 8C successively to memory cells addressed from 0 to 3. Successively, there was written the first and then the second memory sub-area. The stored data (in memory sub-areas) reading was done in the same succession.

The example uses memory model from the ACEX chip by ALTERA. The sub-areas contents are represented by mem\_data.

Name	) 10 20 30 40 50 60 70 80 80 70 20 10 110 120 130 140 150 170 170 120 200 200 200 200 200 200 200 200 20
IL_resetN	
ILoperN	
I_writeN	
IL_strobeN	
IL_addr	<u> </u>
IL_data_in	
IL_data_out	
ExtMemWr	
ExtMemStr	
ExtMemDataOut	
mem_data	(0.0.0 )(0.0.4)(08A9)(C8A9
mem_data(3)	(°) (°)
mem_data(2)	
mem_data(1)	(° ),
mem_dete(o)	(c))g
mem_data ·	(10.1.5)(0.1.5)(0.1.5)(0.1.5)
mem_data(3)	(° )(° )
mem_data(2)	
mem_data(0)	0/5

Fig. 6. Results of functional simulations for external counter.

During the writing cycle, the memory component is controlled from the *Internal Interface* by the following signals:

- The address bus of memory is directly connected to the youngest two bits of the address bus  $II_addr$  (A<sub>0</sub> and A<sub>1</sub>),
- Input data bus of the memory is directly connected to the data bus II\_data\_in,
- The writing cycle is activated by high status of signal ExtMemWr calculated by the function IIConnGetAreaWriteEna,
- Switching of synchronous memory is realized by the signal ExtMemStr calculated by function IIConnGetAreaStrobe.

During the reading cycle, the memory component is controlled from the *Internal Interface* by the following signals:

- Memory address bus is directly connected to the youngest two bits of address bus  $II\_addr (A_0 and A_1)$ ,
- Output data bus is connected to the *Internal Interface* via the signal bus ExtMemDataOut and function IIConnPutWordData

# 8 CONCLUSIONS AND CLOSING REMARKS

The contemporary electronic systems for HEP and FEL experiment are functionally and structurally very complex. They require effective and easily expandable communication layer. Implementation of such a layer is equivalent with solution of the following problems:

- Physical application of such buses as VME, VXI, PCI or Ethernet,
- Implementation of strictly ordered communication area inside each involved FPGA chip,
- Integration of FPGA chip and the hardware communication layer with respective programming environment.

Professional, integrated communication I/O systems, between programming environment and FPGA chips, are offered in the proprietary packets by all bigger commercial FPGA system vendors, like:

- National Instrument, is offering the integration technology for the LabView packet with the *National Instruments Reconfigurable I/O (RIO) devices*,
- MathWorks, offers for the market extensive tools like MATLAB and SIMULINK which are very well suited for cooperation with commercial devices,
- Nallatech, producer of advanced technological devices based on FPGA and DSP of the recent generation; the relevant programming environment FUSE is offered;
- Xilinx, manufacturer of FPGA chips, offers programming tools cooperating with electronic devices with FPGA chips from other vendors;
- Altera, similarly to Xilinx, offers a proprietary solution in the for m of an advanced integrated packets. The packet includes a number of specialized programs for realization of basic functions.

The examples of commercial solutions were presented in appendix E. These solutions are suitable to obtain fast and easy application in the hardware FPGA and programming layer. The offered commercial device and programming layer are integrated as a unity. Such a solution may be effective for HEP and FEL experiments on the stage of initial experiments, with the choice of proper FPGA chip, peripheral devices, laboratory tests, control algorithms, data processing and realization of simple functional prototypes.

Final solutions are realized as distributed, multichannel electronic systems, precisely tailored to the needs of particular experiment or accelerator. There are taken into account numerable technical requirements like, for example:

- *Kinds and number of input signals*, which typically are confined in the range of tens of thousands or millions of nondependent measurement channels. Proper fitting of the initial processing to the character of measured signals, provides required accuracy of the whole system. The parameters to be controlled for FEL and HEP experiments are: field stability in the superconducting RF cavity, effective calculation of the trigger signal;
- *Synchronization signals distribution*, which have to provide synchronous work of the distributed electronic system with assumed stability. The following signals are subject to distribution: clock, phase reference, trigger, global control signals (data acquisition, exception handling, etc.);
- *Distribution and acquisition of synchronous data streams*, which provide realization of successive data concentration in the system and data registration for the purpose of further processing in the computer systems;

- Integrated programming environment with the computer system, is a grave factor determining the physical communication way with electronic apparatus and control technology of the electronic system. The requirements set for the HEP experiments and accelerators are very demanding and force the usage of new research solutions not yet available in the commercial packets. The experiments develop often their own specialized solutions like DOOCS, XDAQ, etc. In the experiments, various computer systems are used, like PC, SUN, TRANSPUTER etc. Proper functional control and monitoring programs are realized for the purpose of particular research projects realization by participating experts and researchers.
- *Situation of modules in particular industrial crates and in the large object (like accelerator or detector)* stems from unique and specific construction of particular machine. The factors of concern are: considerable length of the accelerator, positioning of accelerating cavities in superconducting modules, big dimensions of the detector, high levels of damaging radiation fields in particular places, etc. The electronic system has to be fit to the needs of such large distributed structures. Usually, it is split to separate functional modules. The modules occupy separate PCBs. The PCBs are fit to the place of their situation in the object or in the VME crates. The communication interfaces are chosen individually, as well as power supplies, cabling, thresholds for ionizing radiation hardness, etc.
- *Standardization versus individualization;* There is clearly a trade-off between the level of individualization and specialization of functional modules and their unification and standardization. Unification may result in lower costs, with complete change of system design and introduction of wide parameterization techniques. Specialization may result potentially in better system performance.
- *Costs versus performance;* Another trade-off is between costs and system performance. Using off-the shelf industrial products, mainly designed for the largest industrial telecommunications market usually considerably lowers the costs.
- *Hardware versus software;* There is a trade-off between splitting the system functions among the software and hardware layers. Usually the hardware redundancy allows later for more flexibility with software updates. Such approach makes the system live longer and prevents to soon aging. It is said however, that the load in the future systems will shift more toward the software layer.
- *Flexibility versus aging;* As mentioned above, hardware and software flexibility (system parameterization) prevents too early aging.
- *Reliability;* The factors influencing system reliability are: implementation of own or commercial solutions, the methods of IP support, crew training, etc.,
- *Maintainability;* The system has to be designed in this way as to be manageable and maintainable only by internal crew. Practically commercial system maintenance for long term is excluded.
- *Most of these factors mentioned above speak for the usage of own solutions now.* The example of such solution is *Internal Interface* technology. This may change in time, however, with the advent of global standardization of FPGA technology usage.

The *Internal Interface* technology was developed strictly as a result of real needs of the HEP and FEL communities. It introduced a lot of standardization and eased the design methods of large and complex FPGA based systems. Construction of very large electronic systems for HEP/FEL experiments requires prediction of the following factors:

- multilevel optimization at the functional design level,
- system topology design,

- technology choices level,
- practical system fabrication,
- iterative system debugging,
- system commissioning,
- performance tests,
- system coarse and fine tuning to the needs of particular experiment,
- need of frequent modifications during the experiment, introduced well after original system commissioning,
- extremely long exploitation and, thus, required life time of the system.

The need for system reconfiguration ability is a must and stems from fast technological developments nowadays in hardware and software, large scale of HEP/FEL experiments, large costs, large number of involved electronic modules, suddenly appearing novel research needs to be immediately addressed, constant requirements for measurement capability upgrades, etc.

The *Internal Interface* was written in VHDL as modular and parametric solution. It is implemented no dependently of the hardware platform and the type of FPGA chip. This concerns the following families of PLDs: ALTERA, XILIX, ACTEL, etc. It is implemented independently of the communication interface like: VME, VXI, LPT, RS, Ethernet etc. Standardized library functions of the *Internal Interface* enable the user:

- simple implementation of the project, determined by precise definition of the needs;
- Access to particular components of the interface from the level of own functional project written in VHDL;
- Application of various modules of physical communication like VME, LPT, RS or Ethernet.

A number of documents in this technical note on the *Internal Interface* were excluded from the main body of the text, to form appendices. The appendices include illustrative examples, application note details and auxiliary data supplementing the whole material:

- Appendix A presents exemplary and the most important VHDL library files of the *Internal Interface* programming environment.
- Appendix B presents examples of practical applications of the *Internal Interface* technology in a few separate projects prepared for HEP and accelerator experiments.
- Appendix C presents examples of realization for the programming layer. The particular features of the layer stems from the needs of the GHEP and accelerator experiments. The programming layer is integrated with the *Internal Interface*.
- Appendix D presents the plans for future development of the *Internal Interface* standard. The standard is not frozen but is subject to intense development to include new functionalities and to facilitate the system design capabilities.
- Appendix E introduces the competing commercial standards of communication with FPGA chips existing on the market. The market standards are of proprietary nature and allow only for what is offered in the GUI designed by the vendors.
- Appendix F is an ownership statement for the *Internal Interface* technology and short note about its open usage as well as technical support offered by the authors from Warsaw ELHEP Group.

The practical experiences gathered so far with the *Internal Interface* show clearly its extremely big usefulness for HEP experiments and superconducting accelerator technology. There were realized numerable test applications (together a few tens) in these fields up till now using the debated technology. The hardware test beds using *Internal Interface* work now in such research centers like CERN, DESY and FermiLab.

The experiences gathered for the last few years in construction of relevant systems show extremely dynamic development of FPGA based technologies and their wider applications. The consequence is further development of programming techniques, increasing functional requirements for designed experimental systems. The *Internal Interface* technology will develop with these needs and increasing hardware capabilities. These trends are addressed in the Appendix D. The *Internal Interface* develops in the direction of the component oriented version. The component oriented *Internal Interface* will enable realization of much more complex functional structures to be implemented in FPGA. Such structures will be automatically integrated with the programming layer. Thus, the programming layer will embrace control processes, monitoring, diagnostics, exception handling, data acquisition, etc.

# 9 **REFERENCES**

- 1. http://www.xilinx.com/ [Xilinx Homepage]
- 2. http://www.altera.com/ [Altera Homepage]
- 3. http://www.latticesemi.com/ [Lattice Homepage]
- 4. http://www.actel.com/ [Actel Homepage]
- 5. http://www.quicklogic.com/ [QuickLogic]
- 6. K.T.Pozniak, T.Czarski, R.Romaniuk: "Functional Analysis of DSP Blocks in FPGA Chips for Application in TESLA LLRF System", TESLA Technical Note, 2003-29
- 7. K.T.Pozniak, R.S.Romaniuk, W.Jalmuzna, K.Olowski, K.Perkuszewski, J.Zielinski, K.Kierzkowski: "FPGA Based, Full-Duplex, Multi-Channel, Multi-Gigabit, Optical, Synchronous Data Transceiver for TESLA Technology LLRF Control System", TESLA Technical Note, 2004-07
- 8. R.S.Romaniuk, K.T.Pozniak, G.Wrochna, S.Simrock: "Optoelectronics in TESLA, LHC, and pi-of-the-sky experiments", Proc. SPIE Vol. 5576, p. 299-309, 2005
- 9. K.T.Pozniak, R.S.Romaniuk, T.Czarski, W.Giergusiewicz, W.Jalmuzna, K.Olowski, K.Perkuszewski, J.Zielinski, S.Simrock: "FPGA and optical-network-based LLRF distributed control system for TESLA-XFEL linear accelerator", Proc. SPIE Vol. 5775, p. 69-77, 2005
- 10. K.T.Pozniak: "Electronics and photonics for high-energy physics experiments", Proc. SPIE Vol. 5125, p. 91-100, 2003
- 11. K.T.Pozniak; "FPGA based implementation of hardware diagnostic layer for local trigger of BAC calorimeter for ZEUS detector", Proc. SPIE Vol. 5484, p. 193-201, 2004
- 12. K.T.Pozniak, P.Plucinski, G.Grzelak, K.Kierzkowski, M.I.Kudla: "First level trigger of the backing calorimeter for the ZEUS experiment", Proc. SPIE Vol. 5484, p. 186-192, 2004
- 13. T.Jezynski, Z.Luszczak, K.T.Pozniak, R.S.Romaniuk, M.Pietrusinski: "Control and monitoring of data acquisition and trigger system (TRIDAQ) for backing calorimeter (BAC) of the ZEUS experiment", Proc. SPIE Vol. 5125, p. 182-192, 2003
- 14. K.T.Poźniak, M.Bartoszek M.Pietrusiński: "Internal Interface for RPC Muon Trigger electronics at CMS experiment", Proc. SPIE Vol. 5484, p. 269-282, 2004
- 15. M.I.Kudła: "RPC Trigger Overview", RPC Trigger ESR, Warsaw, July 8th, 2003, http://hep.fuw.edu.pl/cms/esr/talks/MK\_trigger\_overview.pdf
- 16. W.Giergusiewicz, W.Koprek, W.Jalmuzna, K.T.Pozniak, R.S.Romaniuk: "FPGA Based, DSP Integrated, 8-Channel SIMCON, ver. 3.0. Initial Results for 8-Channel Algorithm", TESLA Technical Note, 2005-14
- 17. Tomasz Czarski, Krzysztof T. Pozniak, Ryszard S. Romaniuk, Stefan Simrock, "TESLA cavity modeling and digital implementation with FPGA technology solution for control system development", Proc. SPIE Vol. 5484, p. 111-129, 2004
- 18. K.T.Pozniak, T.Czarski, R.S.Romaniuk: "SIMCON 1.0 Manual", Tesla-FEL Report 2004-04, 2004
- 19. K.T.Pozniak, T.Czarski, W.Koprek, R.S.Romaniuk: "SIMCON 2.1. Manual", Tesla Note 2005-02, 2005
- 20. K.T.Pozniak, T.Czarski, W.Koprek, R.S.Romaniuk: "SIMCON 3.0. Manual", Tesla Note 2005-202005

- 21. W.Giergusiewicz, W.Koprek, W.Jalmuzna, K.T.Pozniak, R.S.Romaniuk: "FPGA based, DSP board for LLRF 8-Channel SIMCON 3.0 Part I: Hardware", Proc. SPIE Vol. 5948, p. 110-120, 2005
- 22. T.Czarski, K.T.Pozniak, R.Romaniuk, S.Simrock: "TESLA Cavity Modeling and P.Rutkowski, R.Romaniuk, K.T.Pozniak, T.Jezynski, P.Pucyk, M.Pietrusinski, S.Simrock: "FPGA Based TESLA Cavity SIMCON DOOCS Server Design, Implementation and Application", TESLA Technical Note, 2003-32
- 23. W.Koprek, K.T.Pozniak, T.Czarski, R.Romaniuk: "SIMCON ver.2.1: configuration and control procedures", Proc. SPIE Vol. 5948, p. 381-391, 2005
- 24. K.T.Pozniak, Internal Interface a standardized communication technology with FPGA for applications in HEP/FEL electronic, submitted to the Nuclear Instruments and Methods: A -Accelerators, December 2005;
- 25. W.Giergusiewicz, W.Jalmuzna, K.T.Pozniak, N.Ignashin, M.Grecki, D.Makowski, T.Jezynski, K.Perkuszewski, K.Czuba, S.Simrock, R.Romaniuk, Low Latency control board for LLRF: SIMCON 3.1., SPIE Proc. Vol. 5948, September2006; pages: 2C-1:2C-6
- 26. National Instruments Corporation, "LabVIEW FPGA Module User Manual", Technical Document, Part Number 370690B-01, 2004
- 27. Nallatech, "FUSE System Software User Guide", NT107-0068V2, Issue 3, 2002
- 28. Nallatech, "FUSE Toolbox for MATLAB Product Brief", Technical Document, http://www.nallatech.com/mediaLibrary/images/english/2398.pdf
- 29. V. Brigljevic, at.al.: "Using XDAQ in Application Scenarios of the CMS Experiment", Computing in High-Energy and Nuclear Physics, La Jolla CA, March 24-28, 2003
- 30. www.desy.de/~elhep [Warsaw ELHEP Research Group Homepage]
- 31. W.Giergusiewicz, W.Koprek, W.Jałmużna, K.T.Poźniak, R.S.Romaniuk, Warsaw Univ. of Technology (Poland), Modular version of SIMCON, FPGA based, DSP integrated, LLRF control system for TESLA FEL, Part II: Measurement of SIMCON 3.0 DSP daughterboard, Proc. of SPIE, Vol. 6159, February 2006;

## 10 ACKNOWLEDGMENTS

Author would like to thank cordially Mr. Michal Pietrusinski from Warsaw University for writing the programming layer in C++ language, for numerous and fruitful discussions, and for long lasting common work on the development of the *Internal Interface* communication standard with FPGA.

Author thanks sincerely the members of the Warsaw CMS Group from Warsaw University, Institute of Experimental Physics and the students from Warsaw ELHEP Group [30], Institute of Electronic Systems, Warsaw University of Technology for many valuable remarks. This input was essential for improving the *Internal Interface*. A lot of errors were removed, a lot of new functionalities were added to the *II*.

Author especially cordially thanks professor Ryszard Romaniuk from WUT for in-depth discussions and invaluable help while writing this document. Author thanks dr. Stefan Simrock for creating exceptionally friendly work conditions between the DESY LLRF Group and Warsaw ELHEP Group, for continuous great support and for real help in practical implementation of the *Internal Interface* standard in the new generation of FPGA based TESLA and VUV FEL LLRF system.

Author would like to thank DESY Directorate, especially dr. Alexander Gamp, for providing superb technical, financial and social conditions, for the TESLA LLRF Group and the ELHEP Warsaw Group, to perform the work described in this paper.

The continued work on the next generation of the *Internal Interface* standard (from version 2.0) was supported by the FP6 CARE funds. We acknowledge the support of the European Community Research Infrastructure Activity under the FP6 "Structuring the European Research Area" program (CARE, contract number RII3-CT-2003-506395).

# APPENDICES

# A VHDL library files

This appendix contains fragments of the following source files:

- std\_logic\_1164\_.vhd contains basic definitions of types and functions,
- VComponent.vhd contains definitions and *II* library functions.

Usage of the files is necessary in VHDL projects which implement the *Internal Interface*. The library functions enable automatic creation of the *II*, connection to physical communication bus, access to bus resources from the level of external blocks realized in FPGA chip.

## A.I File "std\_logic\_1164\_.vhd"

The file defines **package std\_logic\_1164\_**, which contains among others, the following definitions necessary for appropriate implementation of the *Internal Interface*:

#### A.I.1 Definition abbreviations for types:

subtype	ТІ	is integer;	integer number
subtype	TN	is natural;	natural number
subtype	TP	is positive;	integer positive number
subtype	TL	is boolean;	logical value
subtype	тс	is character;	character
subtype	TS	is string;	string of characters
subtype	TSL	is std_logic;	type of standard logical value
subtype	TSLV	is std_logic_vector;	vector of std. logical values

#### A.I.2 Type definitions for vector description:

subtype TVL	is TN;	type defining vector length
constant NO_VEC_LEN	:TVL := 0;	non defined vector length
subtype <b>TVI</b> constant <b>NO_VEC_INDEX</b> constant <b>VEC_INDEX_MIN</b>		type determining position in vector non defined position in vector beginning position of vector

#### A.I.3 Vector types definitions:

type	TIV	is array(TN range<>) of TI; vector of integer numbers
type	TNV	is array(TN range<>) of TN; vector of natural numbers
type	TPV	is array(TN range<>) of TP; vector of integer positive numbers
type	TLV	is array(TN range<>) of TL; vector of logical values
type	TVLV	is array(TN range<>) of TVL; vector of vectors lengths values
type	τνιν	is array(TN range<>) of TVI; vector of position values of vectors

#### A.I.4 Definition of user functions:

function	pow2 (v :TN) return TN;
function	TVLcreate (arg:TN) return TVL;
function	SLVMax (arg:TN) return TN;

## A.II File "VComponent.vhd"

The file defines **package VComponent**, which contains definitions, creation functions, communication and access functions for the *Internal Interface*:

A.II.1	Component kinds	(see chapt. 3.1):
--------	-----------------	-------------------

type	TVIIItemType VII_PAGE, VII_AREA, VII_WORD, VII_VECT, VII_BITS	is (		
):	· <b></b>			

```
A.II.2 Access kinds to components (see chapt. 3.5):
```

type );	TVIIItemWrType VII_WNOACCESS, VII_WACCESS	is (
type );	TVIIItemRdType VII_RNOACCESS, VII_REXTERNAL, VII_RINTERNAL	is (

**A.II.3 Description parameters of components** (see chapt. 3.6):

```
constant VII_ITEM_NAME_LEN :TP := 32;
constant VII_ITEM_DESCR_LEN :TP := 64;
type TVIIItemFun is (
VII_FUN_UNDEF,
VII_FUN_HIST,
VII_FUN_RATE
```

A.II.4 Record components of declaration list (see chapt. 3):

type	TVIIItemDecl	is record
	ItemType	:TVIIItemType;
	ItemID	:TN;
	ItemWidth	:TVL;
	ItemNumber	:TN;
	ItemParentID	:TN;
	ItemWrType	:TVIIItemWrType;
	ItemRdType	:TVIIItemRdType;
	ItemName	:TS(VII_ITEM_NAME_LEN downto 1);
	ItemFun	:TVIIItemFun; HIST, COUNT, UNDEF
	ItemDescr	:TS(VII_ITEM_DESCR_LEN downto 1);
end rec	cord;	
type	TVIIItemDeclList	is array (TN range<>) of TVIIItemDecl;

type	TVIIItem	is record
	ItemType	:TVIIItemType;
	ItemID	:TN;
	ItemParentID	:TVI;
	ItemWidth	:TVL;
	ItemNumber	:TN;
	ItemWrType	:TVIIItemWrType;
	ItemWrPos	:TVI;
	ItemRdType	:TVIIItemRdType;
	ItemRdPos	:TVI;
	ItemAddrPos	:TVI;
	ItemAddrLen	:TVL;
end rec	ord;	
type	TVII	is array (TN range<>) of TVIIItem;

**A.II.5** Record components of implementation table (see chapt. 4.4):

#### **A.II.6** Information processing functions (see chapt. 5.1):

VIINameConv (name :TS) return TS; VIIDescrConv (name :TS) return TS;

#### **A.II.7** Service functions of interface initialization (see chapt. 5.2):

TVIICreate (list :TVIIItemDeclList; addr\_width, data\_width :TVL) return TVII; VII (par :TVII) return TSLV; VIICheckSumGet (par :TVII) return TN; VIICheckCodeGet (par :TVII) return TSLV; IIAddrWidthGet (par :TVII) return TVI; IIDataWidthGet (par :TVII) return TVI; IIAddrRangeGet (par :TVII) return TVI;

#### **A.II.8** Service functions of interface (see chapt. 5.3):

IIReset (vec :TSLV; par :TVII) return TSLV; IISave (vec :TSLV; par :TVII; addr, data\_in :TSLV) return TSLV; IIWrite (vec :TSLV; par :TVII; addr, data\_in :TSLV) return TSLV; IIRead (vec :TSLV; par :TVII; addr :TSLV) return TSLV; IIEnable (par :TVII; enableN, WriteN :TSL; addr :TSLV) return TSLV;

#### A.II.9 Service functions of component type WORD (see chapt. 5.3, 5.4):

IIConnPutWordData (vec :TSLV; par :TVII; item\_id :TN; pos :TVI; data\_in :TSLV) return TSLV; IIConnPutWordTab (vec :TSLV; par :TVII; item\_id :TN; data\_in :TSLV) return TSLV; IIConnGetWordData (vec :TSLV; par :TVII; item\_id :TN; pos :TVI) return TSLV; IIConnGetWordData (dvec,evec:TSLV; par:TVII; item\_id :TN; pos :TVI; data :TSLV) return TSLV; IIConnGetWordEnable (vec :TSLV; par :TVII; item\_id :TN; pos :TVI; writeN :TSL) return TSLV; IIConnGetWordReadEna (vec :TSLV; par :TVII; item\_id :TN; pos :TVI) return TSLV; IIConnGetWordReadEna (vec :TSLV; par :TVII; item\_id :TN; pos :TVI) return TSLV; IIConnGetWordWriteEna (vec :TSLV; par :TVII; item\_id :TN; pos :TVI) return TSLV; IIConnGetWordSave (vec :TSLV; par :TVII; item\_id :TN; pos :TVI) return TSLV;

#### A.II.10 Service functions of component type BITS (see chapt. 5.3 and 5.4):

IIConnPutBitsData (vec :TSLV; par :TVII; item\_id :TN; pos :TVI; data\_in :TSLV) return TSLV; IIConnPutBitsTab (vec :TSLV; par :TVII; item\_id :TN; data\_in :TSLV) return TSLV; IIConnGetBitsData (vec :TSLV; par :TVII; item\_id :TN; pos :TVI) return TSLV; IIConnGetBitsEnable (vec :TSLV; par :TVII; item\_id :TN; writeN :TSL) return TSL; IIConnGetBitsReadEna (vec :TSLV; par :TVII; item\_id :TN) return TSL; IIConnGetBitsWriteEna (vec :TSLV; par :TVII; item\_id :TN) return TSL; IIConnGetBitsSave (vec :TSLV; par :TVII; item\_id :TN) return TSL;

#### A.II.11 Service functions of component type AREA (see chapt. 5.3 and 5.4):

IIConnPutAreaData (vec :TSLV; par :TVII; item\_id :TN; data\_in :TSLV) return TSLV; IIConnPutAreaMData (vec :TSLV; par :TVII; item\_id :TN; data\_in :TSLV) return TSLV; IIConnGetAreaEnable (vec :TSLV; par :TVII; item\_id :TN; writeN :TSL) return TSL; IIConnGetAreaReadEna (vec :TSLV; par :TVII; item\_id :TN) return TSL; IIConnGetAreaReadEna (vec :TSLV; par :TVII; item\_id :TN) return TSL; IIConnGetAreaStrobe (vec :TSLV; par :TVII; item\_id :TN) return TSL; IIConnGetAreaStrobe (vec :TSLV; par :TVII; item\_id :TN; strN :TSL) return TSL; IIConnGetAreaWriteStr (vec :TSLV; par :TVII; item\_id :TN; strN :TSL) return TSL; IIConnGetAreaReadStr (vec :TSLV; par :TVII; item\_id :TN; strN :TSL) return TSL;

# B Applications of *Internal Interface* for HEP experiments and accelerator LLRF control

This paper presents a new automatic system of efficient and broadly standardized and parameterized communication with FPGA, called the *Internal Interface*. Described system is currently used in a few large projects of distributed measurement and control networks:

- 1. Early versions of the *Internal Interface* (AHDL version, 1999-2000) were tested on the BAC Trigger boards (UNIBOARDS, XY-BOARDS, GFLTBI) for the BAC detector. These PCBs carry totally over 100 FPGA chips (ACEX ALTERA) [11].
- 2. The *Internal Interface* communication and addressing standard is used very successfully in the electronic system of the Muon Trigger RPC (CMS experiment at the LHC accelerator, CERN) from 2001 [14]. The applications of *Internal Interface* were implemented in sub-projects of the Finnish CMS Group (Lapperanta University of Technology), Italian CMS Group (Bari INFN) and Polish CMS Group (Warsaw, Warsaw University and Warsaw University of Technology). The system embraces together approximately 3000 nondependent PCBs of the dimensions 6-HE or 9-HE (in the VME standard). These PCBs carry totally over 10000 FPGA chips (ACEX, CYCLONE, STRATX ALTERA, SPATRAN, VIRTEX XILINX)[15].
- 3. Since 2002, the *Internal Interface* standard is used in the TESLA Technology based experiments and user facilities like TTF2 and TTF3, VUV-FEL in DESY, Hamburg. The *II* interface standard was implemented in the successive versions of the LLRF control system for accelerating, microwave superconducting cavity measurement and control for the high power EM field stabilization (VIRTEX XILINX) [17]. These systems were:
  - SIMCON 1.0 [18] single simulator and controller (laboratory version),
  - SIMCON 2.1 [19] single simulator and controller (real-time version),
  - SIMCON 3.0 [20] 8-channels SIMCON (real-time version with exception handling),
  - SIMCON 3.1 [22] new version of 8-channels controller (under develop).
  - The implementation of *Internal Interface* was also used for the control of the RF-GUN for VUV-FEL with the version of SIMCON 3.0 and SIMCON3.1

# **C Programming layer of** *Internal Interface*

Close integration of hardware layer of the *Internal Interface* with programming layer allows for full usage of functional possibilities of the proposed solution. Due to the usage of common configuration files of IID type (compare chapter 3), the programming layer automatically images hardware functional blocks in the software (comp. fig. 1). One obtains a right imaging of the communication space and right logical imaging of the I/O ports (for example: bits, registers or memory areas). The imaging process is automatic and is controlled by set parameters and area structure of the *Internal Interface*.

There were developed a few nondependent solutions for the programming layer of the *Internal Interface*. The different solutions address variety of needs of wide range of apparatus controlled by the *Internal Interface*. The basic experiments now, where the *Internal Interface* technology is applied are: CMS, TTF2 and VUV-FEL. There were used the following programming languages and specialized environments: C, C++, Java, MATLAB, DOOCS, XDAQ. The implementation of programming layer was done for the following OSs: Windows98/2000/XP, Linux and Unix on the following computers: IBM-PC, SUN and embedded processors (GPP type) ETRAX and POWER-PC/XILINX.

Application of different solutions for the programming layer, various operational systems and various communication interfaces **does not require any modification** in the hardware layer of the *Internal Interface* implemented in the FPGA chips.

# C.I *Internal Interface* control system in C++

The first system solution of the *Internal Interface* code was prepared during the period of 2000-2001 for the CMS experiment at LHC accelerator in CERN. During the period of 2001-2004 the system was further developed for the needs of LHC muon tests. A few versions of RPC Muon Trigger hardware were then prepared using extensively FPGA technology.

During the period of 2003-2004 this version of software was used for laboratory tests of superconducting cavity simulator and controller SIMCON 1.0 [18].

The programming layer, written in C++, is a collection of classes and interfaces. It gives to the user a convenient communication interface with the hardware layer. The applied parametric system approach resulted in capability of the software and resulting interface to cooperate with an arbitrary PCB equipped in FPGA chips and (for example) VME interface. The programming platform provides a set of functions to interpret the IID file and for servicing particular interface components. These components stem from current implementation of the interface in the FPGA chip.

Fig. 7 presents an example of, automatically generated, *Internal Interface* service panel for the "*LB*" board. The *LB* PCB is a board of RPC Muon Trigger and contains a number of FPGA chips. There are visible, in the successive columns, the structure of communication area of the *Internal Interface* for three FPGA chips, called respectively: LB\_CONTROL, LB\_GOLSRC and LB\_GOLDST).

Fig. 8 presents functional components of the ,,LB'' board which are designed to monitor the RPC chambers during the accelerator tests in the real-time. These tests embrace:

investigation of noise level from particular chamber channels, measurements of detection efficiency of muon beam, etc. The operator is able to observe simultaneously the current status of the device and modify the necessary parameters. This ability is possible due to communication with the FPGA provided by the *Internal Interface*.




Fig. 7. Example of an operator panel which provides access to the components of the *Internal Interface* from FPGA chips.




Fig. 8. Functional panel for monitoring of working conditions of RPC chambers of the Muon Trigger.

#### C.II Internal Interface control via C++ and MATLAB

The integration of MATLAB environment with hardware layer of the Internal Interface, to be used for the simulator and controller of resonant cavity in the TTF2 and VUV-FEL accelerators, was performed in 2004. The application of MATLAB, in the laboratory conditions, provides a unique possibility to combine the mathematical modeling components and signal processing with physical control layer for the device. The tasks include, among others: choice of optimal control parameters, data acquisition, measurements of electrical field changes in the cavity. There were written, in C++, library functions in the form of MEX-files. They provide basic operations in the communication layer with FPGA chip, via the Internal Interface. The MEX-files are responsible for standard communication mechanisms with VME, parallel port or Ethernet.

The library tools, written in MATLAB environment, provide user with the access to particular components of the *Internal Interface*. The




Fig. 9. *Internal Interface* control panel in the MATLAB environment.

components are implemented in FPGA chip and described in appropriate IID file. An example of control panel was presented in fig. 9. Fig. 10 presents control and monitoring panel for the resonant cavity.

SimconFrontPanel	
Exit	x 10 <sup>4</sup> CAV_OUT_I Single readout
Input Parameters	
Filling time 500 us Start beam 500	
Flattop time 800 us Stop beam 1300	
Aplitude 15 MV Phase 0 rac	, 5-
Output delay 0 us Feed forward 1	
Average beam 0 mA Input delay 1 us	
Recalculate and reload	
Work Parameters	¬ -2- \
▼ IQ Detection	
Operation mode Internal Loop	
	-4-
DAC1 CAV_OUT_Q Reset DSP	
DAC2 CAV_DETUN 💌 O Off	
Set tables 🔲 Switch tables 💿 On	200 400 800 1000 1200 1400 1600 1800 20 × 10 <sup>4</sup> CAV_DETUN IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
Set Point I	
Set Point Q         0	
Gain I 4	
Feed Forward Q	
Feed Forward Q	
Cavity trigger period 20000 us	200 <u>400 600 800</u> 1000 1200 1400 1600 1800 200 1 x 10 <sup>5</sup> CAV VMOD ▼
Cavity trigger period 20000 Us Apply	
– Workspace –	
	0.5
Filename workspace1	
Save workspace Load workspace	
	0.5
	-0.5-

Fig. 10. Control panel for monitoring of 55/63 f the resonant cavity via Internal Interface.

## C.III Integration of Internal Interface with DOOCS and MATLAB

The Matlab module for DOOCS provides to the system an interface, through which compiled Matlab function can communicate with the rest of the DOOCS system. The purpose of this unification is to make the changes of the server as simple as it is possible. The interface bases on the firmware structure. It means, that it must be changed if the firmware changes (which happens relatively seldom comparing with the changes made in the software). The interface should be applied in Matlab m-function so after compilation the library will be easily integral with the server.

The Matlab libraries in the communication module were adapted for the DOOCS needs. Additionally dedicated C++ classes were developed in DOOCS. This provides the interface for writing and reading to every *Internal Interface* element. These functions allow to write or read from the hardware a single word or memory arrays.

The control system, integrated with DOOCS and MATLAB environments, was implemented for:

- Chechia test set up with control modules SIMCON 2.1, SIMCON 3.0 and SIMCON 3.1
- *ACC1 module of VUV-FEL accelerator* with usage of eight channel controllers SIMCON 3.0 and SIMCON 3.1
- *Copper cavity of the RF-GUN of VUV-FEL accelerator* with the usage of controllers SIMCON 3.0 and SIMCON 3.1




Fig. 11 presents an example of the control module for CHECHIA set-up.

Fig. 11. Main panel for SIMCON controller in DOOCS environment.

## C.IV Integration of Internal Interface with XDAQ system for CMS

XDAQ is a software product line that has been designed [5] to match the diverse requirements of data acquisition application scenarios of the CMS experiment. These include the central DAQ, sub-detector local DAQ systems for commissioning, debugging, configuration, monitoring and calibration purposes, test-beam and detector production installations as well as design verification and demonstration purposes. XDAQ includes a distributed processing environment called "the executive" that provides applications with the necessary functions for communication, configuration control and monitoring.

Fig. 12 presents an example of XDAC environment usage for full control of the electronic system of RPC Muon Trigger. The communication areas, implemented by the *Internal Interface* in FPGA chips are made accessible via the WWW panel in the hierarchic tree. The tree images structure of the whole system.

)						
ocus L		Туре	Width	Read Value	Write Value	Action
	System					
0	VME Crate (100)					Read
•	TC SORT (110)	tcsort				Read
<b></b>	VME (209)					Read
•	TC_SORT (208)					Read
	CHECKSUM	WORD	16	a9db		Read
	BOARD	WORD		5443		Read
	IDENTIFIER	WORD		4753		Read
	VERSION	WORD	16	0001		Read
	USER_REG1	WORD	16	0000	0000	Read Write
	USER_REG2	WORD	16	0000	0000	(Read) Write
¢	►STATUS	VECT	0	02	02	(Read) Write
	TIMER_LIMIT	WORD	16	0000	0000	(Read)(Write
	TIMER_COUNT	WORD	16	0000		(Read)
	REC_MUX_CLK_INV	WORD	81	00200000000000000000000	000200000000000000000000000000000000000	(Read) Write
	REC_MUX_REG_ADD	WORD	81	100000000000000000000000000000000000000	010000000000000000000000000000000000000	(Read) Write
Φ	<b>REC_DELAY</b>	WORD	3			
	REC_DELAY[0]	WORD	3	0	00	(Read) Write
	REC_DELAY[1]	WORD	3	o	00	(Read) Write
	REC_DELAY[2]	WORD	3	0	00	(Read) Write
	REC_DELAY[3]	WORD	3	0	00	(Read) Write
	REC_DELAY[4]	WORD	3	o	00	(Read) Write
	REC_DELAY[5]	WORD	3	o	00	(Read)(Write
	REC_DELAY[6]	WORD	3	o	00	(Read) Write
	REC_DELAY[7]	WORD	3	0	00	(Read)(Write
	REC_DELAY[8]	WORD	3	4	04	(Read)(Write
	REC_CLK_INV	WORD	9	000	0000	(Read) Write
	REC_PART_ENA	WORD	9	000	0000	(Read) Writ
	REC_CHECK_ENA	WORD	9	000	0000	(Read) Writ
	REC CHKDATA ENA	WORD	9	000	0000	(Read)(Writ

Fig. 12. Integration of XDAQ environment with Internal Interface for RPC Muon Trigger

## **D Development of** *Internal Interface*

The experiences on the usage of *Internal Interface* gathered up till now show that the successive generations of the systems increase their functional requirements. This causes that the internal structure of the FPGA is more complex and richer of new components (compare explicitly two documents [19-20]). As a consequence, an increased number of required registers is observed, and memory areas used in the successive versions of system implementations in the FPGA. In parallel, there is observed a considerable progress of the programming layer for the FPGA [22,23].

The *Internal Interface* technology is under intense development into the direction of making it standard component oriented. The new version of *Component Internal Interface* will enable division of the unified structure of the *II* (see fig. 13) to standardized, separate library components in the hardware and in the software layers (see fig. 14). This development direction was schematically presented in these two figures. On the level of the *II* interface definition there will be realized the assumptions for FPGA project structure and for external programming.




Fig. 13. General unified structure of Internal Interface ver.1.0.




Fig. 14. General structure of "Component Internal Interface" ver 2.0.

## **E** Examples of commercial communication standards

Professional systems of integrated I/O communication between programming environment and FPGA chips are offered by numerable commercial firms, together with their products or products of other manufacturers. This appendix tries to present chosen examples of technologically advanced solutions. These solutions usually provide easy integration of programming layer with the firmware layer implemented in the FPGA chip. These solutions usually offer a set of convenient tools inside the operator's GUI. The characteristics of the available communication standards are presented below and base on the commercial materials offered by the vendors.

## E.I Integration of Lab View with FPGA modules

With the LabVIEW FPGA Module and LabVIEW, the user can create Virtual Instrument VIS library file that runs on National Instruments Reconfigurable I/O (RIO) devices. Reconfigurable I/O devices, also known as FPGA devices, contain a reconfigurable FPGA surrounded by fixed I/O resources. Depending on the specific FPGA device, fixed I/O resources can include analog and digital resources—such as analog-to-digital converters (ADCs) and digital-to-analog converters (DACs)—that the user control from the FPGA.

With the FPGA Module, the user can configure the behavior of the reconfigurable FPGA to match the requirements of a specific measurement and control system. The VI, the user creates to run on an FPGA device is called the FPGA VI. One can use the FPGA Module to write FPGA VIs. When the user downloads the FPGA VI to the FPGA, he is programming the functionality of the FPGA device. Each new FPGA VI the user creates and downloads is a custom timing, triggering, and I/O solution.

When standard hardware did not meet the requirements of the user for a specific application prior to the FPGA module, one had to create a custom hardware design using low-level hardware description languages. With the FPGA Module, the user does not need to know a hardware description language to design a specific hardware solution—one just needs LabVIEW. With the FPGA Module, one can design and rapidly develop hardware components with the power of LabVIEW graphical programming.

The FPGA Module is ideal for programming applications that require functionality such as the following:

- Custom I/O—Modified digital and analog lines with custom counters, encoders, and pulse width modulators (PWMs),
- Onboard decision making—Control, digital filtering, and Boolean decisions,
- Resource synchronization—Precise timing of FPGA device resources, such as analog input (AI), analog output (AO), digital input and output (DIO), counters, and PWMs, as well as synchronization among multiple devices.

FPGA Module applications range from a single FPGA VI running on an FPGA device to large LabVIEW solutions that include multiple FPGA devices, the LabVIEW Real-Time Module, and LabVIEW for Windows. In any case, the user needs to create the FPGA VI that runs on the FPGA device. To create an FPGA VI, first one selects the FPGA device as the execution target in LabVIEW. An execution target is any location—including FPGA devices, RT targets, or the development computer—on which the user can run a VI.

After one has an FPGA VI running on the FPGA device, one needs a way to communicate with that VI. Depending on the application requirements, one can communicate




Fig. 15. Programmatic FPGA Interface Communication.

with the FPGA VI interactively or programmatically. One can use Interactive Front Panel Communication to communicate with the FPGA VI directly from the front panel of the FPGA VI. One can use Programmatic FPGA Interface Communication to communicate with the FPGA VI from a VI running on the host computer. The VI running on the host computer is called the host VI. One can use Interactive Front Panel Communication to communicate with an FPGA VI running on an FPGA device with no additional programming. With Interactive Front Panel Communication, the host computer displays the FPGA VI front panel and the FPGA device executes the FPGA VI block diagram, as shown in Figure 1-1.

## E.II Nallatech FUSE software system

The FUSE System Software GUI is a high-level user interface for interfacing with Nallatech DIME and DIME-II motherboard cards and modules. FUSE System Software is a Java-based application that allows the user to easily interface with multiple cards, configure FPGAs, and apply2 DMA transfers.

The application also allows the user to control the cards through Nallatech's scripting language - DIMEScript. An introduction to DIMEScript and its main features is provided in Nallatech's Implementation User Guide. The FUSE System Software uses the Java FUSE API to interface with the cards. A C/C++ version of the API is provided on the FUSE System Software CD offered by Nallatech. This gives the user the ability to develop a more specific application for their designs. The Java FUSE API is not provided, although it can be purchased separately. Similarly, a FUSE API for Matlab is also available. For more information on the FUSE API see the C/C++ API developers guide on the FUSE System Software CD available from Nallatech.

DIMEScript has been developed by Nallatech as a simple method of accessing cards without the need to resort to programming. DIMEScript is an interpreted language which means that the language is read in line-by-line and appropriate actions taken. This, in turn, means that any errors in the script are only found when the relevant line is executed. This is in contrast to a compiled language where the required action is checked in advance and made into a more machine friendly form. In the case of the compiled language, syntax and other features can be fully checked before running the code. DIMEScript allows users to:

- Open a Nallatech card
- Read data from the card
- Write data to the card
- Access various specific card functions.




Fig. 16. Example of using DIMEScript Console.

Another feature of DIMEScript is the ability to write a series of commands in a text file. There are a series of user programmable buttons on the left side of the FUSE GUI. Each button can be allocated a name and an icon which serves as a reminder of its function.

The TCP/IP protocol on which the Internet is based is a two-layer protocol. The top layer, IP, is concerned with the delivery of data to the correct address, while the layer beneath this, TCP, ensures integrity of data between the transfers. Using this protocol along with FUSE it is possible to control a Nallatech motherboard over a LAN or even the Internet as if the motherboard was plugged into your own PC. With FUSE TCP/IP the user can control the card with the FUSE Probe tool or through the FUSE API.

## E.III FUSE Toolbox for MATLAB

Nallatech provides C/C++ software libraries, containing functions that allow the Nallatech DIME hardware to be easily integrated with software. Users can develop their own applications, using these functions in addition to their own code, to interface directly with their Nallatech hardware. The toolbox brings the Reconfigurable Computer hardware platform to the heart of the acclaimed MATLAB technical computing environment. This toolbox facilitates the configuration and control of DIME hardware systems, including data communications, directly from MATLAB, using the provided library of functions:

- Data transfer directly from MATLAB,
- Harness the powerful capabilities of MATLAB,
- Quick launch of FUSE Probe tool from Matlab Launch-pad,
- Multiple card support and multiple interface type support,
- Fast and simple device configuration directly from within MATLAB,
- Supported on Windows® platform,
- Allows rapid interfacing and integration of DIME products within MATLAB based applications,
- Raises the level of abstraction of the Nallatech hardware interface to the system level environment,
- Productivity is greatly enhanced.

The FUSE Toolbox is another level of integration, that allows the user to develop applications for a Nallatech DIME Board straight from the MATLAB environment. Each function of the toolbox is a wrapping of the corresponding function from the FUSE C/C++ Library where appropriate. The hardware abstract layer interfaces with the custom Nallatech hardware and cannot be accessed by developers. Access to this layer is only possible indirectly through the developer layer, which effectively removes all hardware interfacing issues. The interface to the hardware abstract layer is therefore not provided and is only used for internal development by Nallatech. The developer layer is the main layer used by developers when interfacing with the board for custom applications. It consists of a library called DIMESDL (DIME Software Development Library).




Fig. 17. Example of using FUSE Toolbox for MATLAB.

# F Ownership statement and *Internal Interface* code implementation and application support

The *Internal Interface* was written to facilitate the design of complex electronics systems originally for applications in high energy physics experiments and Superconducting RF technology (SRF). The *II* code is released with this document as an open source, however, since the *II* standard is still under intense development and subject to application tests in a few large experiments around the globe, the author kindly requests potential users to give proper credit to the source.

Author, together with its coworkers from the Warsaw ELHEP Group, provides a confined support for the problems with the *Internal Interface* implementation and usage. The problems may be formulated in a form of questions posted at the DESY LLRF Logbook, or directly via the e-mail or mail to the following experts:

- <u>Wojciech Jalmuzna</u><sup>1</sup> w.jalmuzna@elka.pw.edu.pl (VHDL, hardware, person contact)
- Jaroslaw Szewinski<sup>1</sup> j.szewinski@elka.pw.edu.pl (II software, drivers, MATLAB)
- Waldemar Koprek<sup>2</sup> waldemar.koprek@desy.de (VHDL, hardware, MATLAB)
- Krzysztof Pozniak<sup>1</sup> pozniak@ise.pw.edu.pl (VHDL, hardware)
  - 1. Warsaw ELHEP Group, Institute of Electronic Systems, WUT, Nowowiejska 15/19, PL-00-665 Warsaw, Poland; phone: (+48-22)-660-79-86;
  - 2. DESY LLRF SRF Group, Notkestrase 85, 22607 Hamburg, Germany; tel. (+49-40)-8998-1600

All documents associated with the development of the *II* technology are posted on the following web addresses: **perg.ise.pw.edu.pl/ii** 

The *Internal Interface* code released with this document is not a freeware. It should be properly referenced.